Professional Documents
Culture Documents
Publication 4 4548 49
Publication 4 4548 49
10,11
8- DATAPATH
As mentioned, the CPU can be divided into a data section and a control
section. The data section, which is also called the datapath, contains the registers
and the ALU. The datapath is capable of performing certain operations on data
items.
The control section is basically the control unit, which issues control signals
to the datapath. Internal to the CPU, data move from one register to another and
between ALU and registers. Internal data movements are performed via local
buses, which may carry data, instructions, and addresses. Externally, data move
from registers to memory and I/O devices, often by means of a system bus. Internal
data movement among registers and between the ALU and registers may be carried
out using different organizations including one-bus, two-bus, or three-bus
organizations. Dedicated datapaths may also be used between components that
transfer data between themselves more frequently. For example, the contents of the
PC are transferred to the MAR to fetch a new instruction at the beginning of each
instruction cycle. Hence, a dedicated datapath from the PC to the MAR could be
useful in speeding up this part of instruction execution.
50
Computer Architecture ………………………… Lecture No.10,11
51
Computer Architecture ………………………… Lecture No.10,11
we can move within a single clock cycle. However, increasing the number of buses
will also increase the complexity of the hardware. Figure (8.3) shows an example
of a three-bus datapath.
8- 4 Examples : Generate the control sequence of the execution for the following
instructions using One(single),Two and Three bus organizations .
1- Add R1,R2
One-Bus :
1- Pc out ,ARin ,Read , Set carry of ALU, Clear y,Add, Zin.
2- Zout , Pcin , WMFC (Wait for Memory-Function-Completed signal).
3- DRout , IRin .
4- R1out, yin.
5- R2out , add ,Zin
6- Zout , R1in
7- End.
52
Computer Architecture ………………………… Lecture No.10,11
2- Add R1,[R3]
One-Bus :
1- Pc out ,ARin ,Read , Set carry of ALU, Clear y,Add, Zin.
2- Zout , Pcin , WMFC (Wait for Memory-Function-Completed signal).
3- DRout , IRin .
4- R3out, ARin , Read.
5- R1out , yin ,WMFC
6- DRout , add , Zin
7- Zout , R1in
8- End.
Two-Bus : (according to figure (8.2)(b) )
4- R3out, ARin, Read.
5- R1out, yin , WMFC
6- DRout, add , R1in
7- End.
Three-Bus :
4- R3out, ARin, Read, WMFC .
5- R1out , DRout, add , R1in
6- End.
53
Computer Architecture ………………………… Lecture No.10,11
54