Scribd Logo
Upload

Welcome to Scribd!

  • Fluke 8050A SCH

    Uploaded by

    László Kádár
    25 views6 pages

    Original Title

    Fluke 8050A Sch

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document

    Copyright:

    © All Rights Reserved
    Download as PDF or read online from Scribd
    Flag for inappropriate content
    25 views6 pages

    Fluke 8050A SCH

    Uploaded by

    László Kádár

    Copyright:

    © All Rights Reserved
    Download as PDF or read online from Scribd
    Flag for inappropriate content
    of 6
    FIGURE 7. 72. 73. 48. Section 7 Schematic Diagrams ‘TABLE OF CONTENTS TITLE PAGE Mnemonics ...e+e+e7-++ Al Main PCB Assembly, Line Supply 3 ‘Al Main PCB Assembly, Schematic 14 6 ‘Al Main PCB Assembly, Battery Option-O} - a SCHEMATIC DIAGRAMS RINEMONICS aAcxt [AC hte gan of command AC x 100 [AG Butfer gain of 109 command az Auto Zer0 BP ack plane crve signa, 50 Hz squsre wave eT Low Bertry, indicates that the fchergeable bareias in the ~D1 Option need recharging as Decibels DER) Deintegrate plus reference used with negative input DEL) Desintagrete minus reference used with s positive input oP® Decimal Point | EXT INT Extena!Intervupt, stops the counter in te mierosomuter Fe fe Function inputs to microcomputer Fe Fe |A.52 uses (maximum) period immediately following INT High Voltage, comes on wihen the Instrumant measures A0\Y or srester Imegrate Liquié Crystal Display 10 ‘Defines front panel selection of # function/renge requiring an A/D gein of 10 x | 5 msee period at the beginning of auto zer0 when an overrange Is detected POR. Power On Reset, 2 500 msec pulse at turn on whieh initializes the A/D REL Relative, indleates that the readings displayed are relative to the input applied when the RELATIVE switch was set to ON RNGe RNGe 4 8 Siernens, 1/9 sto svi st2 Five sequential Strobe pulses 813 sT4 Ta Touch & Hoid w x a BCD deta lines z Zz Impedance Figure 7-1. Mnemonics ree SCHEMATIC DIAGRAMS © FOR SCHEMATIC DIAGRAM, SEE FIGURE 7-3 CAUTION SS eta 50S0A-1601 Figure 7-2. At Main PCB Assembly, Line Supply 73 SCHEMATIC DIAGRAMS CAUTION AIO ee UeRS e 5 es Taee | Ae le = ae ~ 4 Se 18 Be arent tH T a Pt a2 fee I stew SHEA Zen , a leas te fv 5 ORE us ost fer | ae y i te Teele | ee tet eS oes. YP nuncas common FOR LINE VERSION COMPONENT LOCATION FOR-01 BATTERY OPTION COMPONENT LOCATIONS, SEE FIGURE 601-20R 7-4, SWITCHES ARE SHOWN IN THEIR RELAXED (OUT) POSITION. FIGURE 5-2 OR 7-2. : 'B050A-1001 (1.082) Figure 7-3. Ai Main PB Assembly, Schematic re SCHEMATIC DIAGRAMS CAUTION. senses rome ‘pire any was ree i Slag 7 fees Fi Eo Lee hee = um EL —pesnuarn 2st HD vase hae sex +f mitten by tsb use | Zeceree (—F reset eae ae Ty ee ee es pie te LS niin WY ANALOG SENSE GROUND SANALOG SIGNAL GROUND

    You might also like