23.3.12, 25 10:17 EV SUHEV HBF FPGA. e18t@ FPGA = &2@a EV 5! HEV +54} FPGA - 219" FPGA IAL AES At BE OIE Dc-Dc HH4E} 4) HOA Atal HQ df] 42] © A] APEAHHEV)S M7] ALSAWEVIO| ALS HS ley Z7] Del lo}, Mel BEE SL MEL a| the] ALA GIo| S410] HRSG SSO] FASIASLIC, TAIL} Olafgt AGS PSE BT FS ASS AAA] MAH ASAOl AAA ojSo A] wiZo| Baseich, ASIC 748 E7/ OBA M2 Al ZSSHE ALT OF AS SHVIE UF Aol Ss ito| oojaz HESAMCUES SS Ss OT AS Ha} + ISLC. Ole FPGAL IGBTS! ALOLE fo] Be} AAA) SalA| BSH ost S.S9]0] OM BA] el, Cll Pca Ma) SSS 2 7/¥t psp ASAE VAIO DE Alo}, Cl ME HO] STS SE9I04 ASS MBEiO| OLA] BSNS 7H AD HSS FOO A7| SE NeIS SSalBUCh. EHS SA7|, S44 SE, DC/DC AME}, BEY R/O} A|AG QL WHEV2| Zhe] AA Bat 2o| AIA SS AMS] HH DSP7¢ BRS SE LOA| FPGA SE CPLOSANSE + USUCH BA AlZtS CSOD MASS 0/7] SoH ChakSt ALAY APAtUP) WETS ASAUCL SAPS] SEY Al % HZ), ADCO} A-C|A| B) BL CAS LAC ME MO|A, SS WSS FOC(At Beach HEV/EV A|A&4 hitps:lwi ina. nfcontontwwaiin/en/autometvelproductsorogrammable/lectic-vehices.html 4623.3.12, 2% 1017 EV SLHEV HBF FPGA. e18t@ FPGA AC/DC converter LAVAL HIEV ere i) eters sets Cell Monitoring emer ce me Unit DC/DC converter eg Motor Generator => CAN, LIN, FlexRay ete uo —aa HE FPGA Application HEV/EV Of 32 Al O| MOA] intel FPGAS] 014 SS: + SHE Bess os of UMS Aol Sm aC ME Agia Se + HUS B58 Ms ASNel gels 1M HB Aap ApS oe GUS Sto — Ai Ssgys oe Sa Je Clrpel FH eo Hse anes eASseG4l7s ase se UAE FS AAs AS © ALB SS F7| 1514 « HALA ASA AS (BCP) FE © 2010 FE 7-5 OFS ALB hitps:lwwi intel. nfeontantwwaiin/en/autometvelproduets/orogrammable/lectic-vehices html 2n623.3.12, 2 1017 EV SUHEV AHB 44 FPGA. e18t@ FPGA FPGA ALS Atel Ol Co-processor Input noise filtering Data co-processing Hardware accelerator VO expander VO expansion Format conversion PwM Power conversion Motor control DCIDC converter ACIDC converter Safety / Glue logic Watch Dog Clock checker Etc, ecu iii i ifii Pm +m i HSS SHA APA St 0 ASA AAG 7A 7H HSL] A7|Qt SAS SOE AS AS Aly] So] ABA S Ss OA7| HE oS SABC Intel FPGAE DC/DC H8! SS BE LMOYA Cf WS A918 7Uh++(50kHz)S Al AS} Of Cf Afar 7H PO] SSACl QE BW alt 18 BAZ MSAUC. 7|/E MCuoA FPGAS SAS OfO| 124 OlMso eM ASA Sule sey SAA] TS PB (Ol Sel 9! AMHALEHS| 71g sel Sel + USUCh 2 B| BE MOO Cl WEE ANS FDP P eS OFO|AR* Cto]9| QE AiO] FR AYOO|E AlZtS 7HsorAd BUC. Ol Cf 2a Hi WE BI DELS APSStO} AAG WL STt PAS SOlok OH Sf Aol AF-S SHE G| BRSUCh BE SIH EY 9! DC/DC WHEY A\A hitps:wwi intel. n/eontanUwwaiin/en/autometvelproductsrogrammable/electic-vehices html ane23.3.12, 2% 1017 EV SLHEV HBF FPGA. e181@ FPGA Current System Next Generation a FPGA System Benefits = System size, weight and cost reduction Soc acme aes Fewer components a Ue en a ea cu TO) BFS wet cata seo SEA WALL OF; Intel® Quartus* Prime 24] 2ZEAO/= FPGA YL CPLD SAIS Sst Ss A BUS Boal Bea os S47 e7] 4) AUC o] SPS ASA AAS 7S So-O] Apa AlZS Ctssp 1, Platform Designer2 YS A SAS ASOS MAS} D, Power AnalyzerS WY Ab|S A|Hopet SUCH AO/MAI} BE Se SR lle Quartus* HAA ao] & oC] M4 ADEMOE ASA S ‘G FPGA X CPLDS 2418 A) AECL. olaat ele pL E oS SAlol AASEl TS 7st 71S ip BO} | SHS RESAICES A] Sacer - BDA, WalUojs| Be: VHDL SE Verilog HDLOA] SAASS HAS AL Uo] A7i| HAS Asse 2s | yt A] S SA SEUCE intel FPGAS DSP Builder 7H SP & AUe2|F J] 7/3 CtSSO} Mathworks* MATLAB*/Simulink* #4 G]A] AAS + USS SUC. RTL(Register Transfer Level) hitps:wwi intel. n/eontantwwaiin/en/autometvelproductsorogrammable/lectic-vehices.html ane23.3.12, 2% 1017 EV SLHEV AHB44 FPGA. e18t@ FPGA BES Yoo 87] HBO AA SLAF USUC AMS OAS DW AlBao|Mopa, spo} o}oH] A SRS VTA SS PHD, SOA H/ARESO QAS SAD, HSe2|A7|0| 49] Sst QF Ap BO] 27 Sse WAM AISA + USUCH ABS HO} MALI}: Aw/C|S AA Gol Aepot BS M|AYS MeSt SO|E Intel SoC FPGA Embedded Development Suite(SoC EDS)Z +E MO AS He AlApSr + SUCH SoC EDSE Intel SoCo] BH|C|S ABE O| HSS He Eegaol E> HEAUC. 17 10H SoC “QUT AA Ho] Blof B! of S2|AO/M ABE MOS ASA] Ae2lS-7| Sot He ST, FSe2le] HZ1A, HEY AMES O| BI oBelAOLM O|Al7 RBrSIO} SLICt. Nios* Il EDS(Embedded Design Suite) Nios Il SHES|O] 4A) S $/St SEA Ol 7 Lt OF | A] SLICE EGO}, S| S2fO|H, HO} OS SSF] O} Sh AS (HAL) 2}0[H2]2|, 8S SF YEAS A ARES] BW AAZESS AMO] BIH S Bes|O} QI euch Algorithm Enginner HWEnginner ‘SW Engineer “ Software Development Peed Molo Optimize Implementation Ponca) Doe ed Ce teed) ARM ee) oe malas es Loh SLE Oly EY hitps:wwi inte. n/eontentwwaiin/en/autometvelproductsorogrammable/lectic-vehices html she23.3.12, 2% 1017 EV SLHEV AHB44 FPGA. e18t@ FPGA SE FPGA 27] SSS ASS BE HO SA 0] HALO A} = Ol” FPGA] AS-8, 7H BAS ClA|S AS Ael(DsP) WBE AY AAS Hs SE Alse a4 A SPS BSE AF 87] SSOl Choy ASSUCH SE AS Bo] AAAtE O| AA S52 85,58 2 ES8 8 Se qe 4 teuct AL CHEE DE} OWE SEM 233 0/5 SHE Sel SA (MCU)E FS MCU MAD SS FES SHS MSO MEOH Ch SHO] Me MAL BAS MOSLIC MCUE Ae Oe CEE Ose] lof DS TAYYS|Oi MCU As FER SNAOS MASE BD2| Fol OS ASSLCh. VAYL} 7/ Mc 7| Ht AAO] SAAS SAA MO] G MHS ASA SoG SHS ADISS 27s}7| HL] MSs SAH Agel USUCh Current Next Generation v Multiple MCU based system ‘SoC FPGA based system = Control loop <100usec = Multiple functions into One, Fewer = 12 motors controlled/MCU with DC/DC components, smaller board space converter = Faster control loop approx 30nm Terqueniple Shrek hthh Torque pe M i a): : 1 (ppl: ‘Approx 6m Approx 194m 58% torque Sete hitps:lwwi intel. nfeontantwwaiin/en/autometvelproduets/orogrammable/lectic-vehices html 716 73% torque ripple ete23.3.12, 2% 1017 EV SLHEV HBF FPGA. e18t@ FPGA E405 4|a: Intel FPGAS DTFC-SVM DSP SG 42 217] Intel FPGAS DSP Builder for Intel FPGAs == MathWorks2| Simulink 47] S52} HDL DS AS BRASS MSHUCE LS MALO} AIAYS AlBalo| Moe GF ASst AD Sas 2as FPGA AA PAS + UCS dO} 47] REHAS HSSPSYLUCL EF AAAPE HYASMA| EE Al ABABA SAS PSS Mh Ae BA HSS] SHS Ao HA22 BSA + ASUCH ele FPGAS DsP 2G 47] SS hitps:lwwi intel. nfeontantwwaiin/en/autometvelproduets/orogrammable/lectic-vehices html ane23.3.12, 2% 1017 EV SLHEV HBF FPGA. e18t@ FPGA Simulink HDL FASE USS M7] ALSAL G! SfO| M2] M7] ASAP MAY MAYA] FPGA 7H MO] HAY EsAlQ. ~ 2ETt= DC/DC WHE S| OA) Wes A+ UE ge IB MAX® 10 FPGAS HS OS Ste AVA Bol el SAS Tt 74] StO| 9 He2|E EV DC-DC UH A(7- Ht Mt MO LE vve) ClA| SS UESAO| Chet M7] OAS A SELICH. OF 3 A|AA Qt 0] 2 A7| ASAE A fo] 21S AI] ASAE Mel AA IAS O/St FPGA 7| Ut AO] HALO] AST US | ctl O|A= Intel FPGA Advanced BlocksetS DSP BuilderS A}SS+O] VHDL YESS Al Sa{0| M3} 2 MSUCh AM CHS VHDLE Bi z ez Buch, - 218) CLAS! As ojo} Clare! ofa che ee hitps:wwi inte. n/eontantwwaiin/en/autometvelproductsorogrammable/lectic-vehices html ene23.3.12, 25 10:17 EV SUHEV HBF FPGA. e181@ FPGA Prod Peer ees MAS 10 Intel Quartus'Prime DSP Builder for Intel FPGAs Bab SAS 7, LBto] oa] Soe Alsop a. D2 Sg Matlab/Simulink SAS PAUCH 3. BSS Bao MEUCt. 4, Advanced Blockset 2}0|# 242] A+B-S-O} Intel FPGAS DSP Builder] SAS SHSLCh 5. SAS AT} AS-D Chet FPGA PS StL|Ch(intel FPGAS DSP Builder= VHDL 2ES SLE MAS 6, AIVt ABA O| Aap AA|SHEA| SolapA}Al 2. 2! FPGA 7] SS DSP BE] Intel FPGAS DSP Builder & 1: Mathworks Simulink 27] $53} HDL BE AAS BS 7153 MSE UCh oS Soy AAAS AlBaO|Ed-= FASS = SAS OAS rca AB PAS + USuch. St A7AbS AAS WA] FE AAR A BaolM QAS PES Oh AY AAt FSO] SHS po] say 28 28a + USuct. hitps:lwi ina. n/eontantUwwaiin/en/autometvelproducts/rogrammable/electic-vehices.html sone23.3.12, 25 10:17 EV SUHEV HBF FPGA. e181@ FPGA SCH SSA! M2] ets Fol d |e Be + WSU SS a2 42K, 0| FPGA J|tt 75H} 7}A| Qe Met Dc/Oc UM E(VVC)E ASA G AD AAS oss Pg V-rop BSG HO ASSES TS ANY M2|2 7HhO| (sic) MOSFETS ASE + USUCH FPGAS CLS MSEUCH o HS BBS: FPGAS GT AAS elHels HS ap Us ANA Mela 7tHtO| S (sic) MOSFET SASH + QA) BUC. o Az] FE: FPGA SEH OA BAO He} aneSs Ss o-a Yass + USLICh o B94: 13 alt Helo Ae Sse 7123 FHS + USUCL © SAMA: OA SAO: SS AA)S PHO OH BA| SALSA Mcu SES SUE|AS + USuct AMS FUp+7t SHH SAH SATS AF A ALO Choy AAA Si AMALIA Zto| Brey Ch oast BAe A/S HSS SALICh. 0/4] S7HEl SSS O24 7/50] SpL+2| RSMAS PAMS|E Mc |b SEMO| DHA ILICE FPGA AOL SELES] BAL OY O24 Af 7/50] HE SPS AA HASS Ss + USUCHE Current System Next Generation MCU based 10kHz Switching with IGBT FPGA based 50kHz Switching with SiC Inductor Capacitor Inductor Capacitor ~1,500 cm? ~1,100 em? ~300em? — ~250em3 Cre ss CCST ‘ eee ture FPGA A|A@ OS: AIAG A] PA Vas BY 1. AS ALS Cl HE Sct 204S TY as hitps:lwi ina. n/eontantUwwaiin/en/autometvelproducts/rogrammable/electic-vehices.html 1623.3.12, 2% 1017 EV SLHEV HBF FPGA. e18t@ FPGA 3.418, PA] YSZ BF 4, Olay Al Ae A aajoj cS 318) VVC 10kHz 9! SOkHz 474] 4 a ora am Alaa che AIC B7| Sa BAAS BS BA seu) 200uH 40uH 5x $200 ~ $100 AMA|E (CHV) 2000uF 400uF 5X $300 ~ $100 AMALE(Clv) 400uF 80uF 5x $100 ~ $50 ica 4 soow 1100w - - SiC MOSFET 24 150W 250W 2x HB2 BAU BMS ei] ~ C/atel DIAt CHS} St BS} O 4| 280] Bee] ze] A|AB(BMs) BA AA B WSelAO|M ES LCE 0] B28 SAS AIA Ol FZ 2 Ell Intel” MAX? 10 FPGAMIAL O18 StS BEF WEL at MBO SA SEH(SOC)S FI5+= FPGAL| SAS YA AGS Js. 3S SOSUC. S eet SHEA AtSttscqoe emacs ce Sas tas Peres CPU 2| +s: HYLSM S2tel soc SB YHSS ASS GF AOE St MSS HSS + UE MSS se SoSuch. > ABA CIxpol 3 BelAOM Ke ceeee hitps:wwi inte. n/eontantwwaiin/en/autometvelproductsorogrammable/lectic-vehices html 12K623.3.12, 2 1017 EV SUHEV AEB FPGA. e181@ FPGA HEL] Ze] AJA BS GS ADE Sl PEA A\O Hele] = M7/ LOL ZEB UY RO|CH FH AAle Fe Welz] Sol lsh AVsI7] Geo} wyse ARE 7A Ol AYA! F-S OL|Ch. MEAL E MS] OLA] S AAO x A-BeT ete] MOL +B SSA E Mol 71 SAS Yale] $e] BBA OS Be] s|o4oF SLch, Abs OO RSAE Bel BA (MCU)E 7/H AY 7/50] SSA Bt MEA] WW |S oka Qa Abst 0] S7PHO Cet ANAS H| Sat AAS CA AES SAP] Hdl Gl L-S AO SATE OFF] AEB QSUCL FPGAS OAS SA SA ol CHSt OLA Ol SEMAYCL Cell monitoring “7 Unit (10-12/sys) co lireer h Le ews Display — | Waring | Chaigo/ | Batoryoat | Faisaie | Battery | batory” | Discharge | tbalance SOP (wy reman | detaioration | conral conto | FFCCi inital eapacity [Ah] FCC - Full Chaige Capacity [Ah] RG. Remaining Charge [AP] SOP : State Of Power [VV] SOD. Slate Of Detention = 1S0H cea Gee 5 SOC: State Of Charge = RC/FCC Pet ota Direct “Voltage SOM: State Oftialth FCC 1 FCC: meesurement comparison status Kalman ster “Claret integra ectiasion ‘mpodance Kalman fer Bockheeping Curent hiegral —_—_etmation FPGAS (tS: MSEUCL + S54: DEUS OMe wee Ueto as oe o AAW HS BA: HATA a+ Se tS Ae eMjo|Ae F Be se/4 SYA « BIS: Sl Mcuol Se AM De AHMO|A BEES AA © DH: SfS9 Of HS NOl|z SA Pa Intel® MAX 10 FPGAS At Sop HHEY2| Ze] A|A MOA DRS SB THE + USUCL o ALAM AH MO: Intel® MAX* 10 FPGAS SENS FAlO+D 1msec O| LO] OAM So] AA 2 A SSU CH 0 FASS ODA: FASS OAS AS AAS AS SS HAS, SH 2S vs, SA 2S) hitps:wwi inte. n/eontentwwaiin/en/autometvelproductsorogrammable/lectic-vehices.html sane23.3.12, 2% 1017 EV SLHEV HBF FPGA. e181@ FPGA = tA OFFA Yo YA OFAE| Se AUYL] Ol | ae [SS FHSS ALA BLS SLAII/71 918 = ZEA] O18 Be ge BRIA 7s eelel ALS X| S18 Ch ot o BSE} AD BSS A7/2| HA[Z BEMALEl AHICIS Nios? || ABE BSAA 0} 9} BA] Intel” MAX® 10 FPGAS A|A@ OAH ES ABOMAS. H7/E Beso WAS Se cofo Nios I! =&4]A12t SH intel* MAX* 10 FPGAS A+ SS (HS) OS Sores = USUC. Bt US o FR OFA HA AO! Goat FASS SCS Ct. intel* MAX® 10 FPGAE 71 CPUOAY SUS Aas Hel HS AFE SHS Se} SHA] I+ USUCH OS SO Kalman BES BMSO|A{ SOC] BES AA] SAAD + UGUCT. O13 Intel® MAX* 10 FPGAOM|Al Sf EA 7}S7/2 PHO Hel RSMAS WBA] BAS ANAM SSS SYA + USL ch & Balrog ay sl AA A|B uA ApalAA FPGA S70 & S0| SQo-Al U7? CHS BEAESOA Ol Bat AoA Al hitps:wwi intel. n/eontantwwaiin/en/autometvelproductsorogrammable/lectic-vehices.html 14623.3.12, 2 1017 EV SUHEV AEB FPGA. e181@ FPGA 21 le FPGA CAFO! Af] A olale FPGA H| IC] 2 BIA Clapel fw|AS Ag AB BA Al lle FPGA B Be ae 7S A Olafet Zeist ALB APSA AL Beto Fa Gaz. MSE OT AO] ASE + LES He EE LO} DE Al 7] SIAR g2l9] Fe cH ees hitps:wi inte. n/eontenUwwaiin/en/autometvelproductsrogrammable/lectic-vehices.html23.3.12, 2% 1017 EV SLHEV HBF FPGA. e181@ FPGA ed aoe Bessel Sao, AMEN Et AIA He} WA + SUC. // 1M MBOML FY AAG Bea, F ASU. // Wl HBA BIE OS + USUCL BSS SE, TH B 7/eh 2104 what CH Us AHA // We Vas Zesa la Aol even B71 se ANS clan VeUich eel sew ga Bale BAAS 19] HE WAMEGOS SAA oe als ola alols SUSY Jlojs| Ue $8 TS IAHAD NSE 4 VSL ch 210 fv ro mh te intel. hitps:ww intel. nfeontentwwaiin/en/autometvelproducts/rogrammable/electic-vehices html 166