You are on page 1of 74

5 4 3 2 1

MS-7A31 Ver:1.0
CPU:
AMD AM4
D
System Chipset:
FUSION BLOCK DIAGRAM D

Promontory FX370
(Enthusiast Gaming)
HDMI & DP CON DP0~1 AM4
Main Memory: DDRIV 2133 CHA
UNBUFFERED
DDRIV DIMM1
PCIE x16
DDR IV * 4 MAX:64 GB GEN3 <-----------------------
<-------
DDRIV DIMM2

X8
Switch
VRM PCIE x8 X8
GEN3 <-------
PCIEx16
DDRIV 2133 CHB
UNBUFFERED
DDRIV DIMM3
IR35201-6+4 Phase Bristol Ridge
DDRIV DIMM4

REAR USB X4 USB3.0


On Board Chipset: &
M.2 SATA mode use FCH
LPC Super I/O --NCT6975 AUDIO
Summit Ridge SATAE M.2 & U.2
ALC1220
C
LAN Intel I211 C

Azalia CODEC - Realtek ALC1220 SPI ROM 64M SPI Bus PCIExp
x16

Expansion Slots: KBD


MOUSE NCT6795 LPC CLOCK Default use External CLOCK
GEN
3*PCIExp
From CPU x1

PCI Express X16 Slot * 2


UMI GEN3
From FCH COM Port
PCI Express X1 Slot * 3 Intel LAN
I211
PCIE
CLOCK 100MHz

PCI Express X4 Slot * 1 Promontory


3*PCIE x1 PCIE
USB 3.0 USB X6
Enthusiast
1*PCIE x4 Chipset
or PCI Express x4
B
M.2_2 GEN2 SATA Express[3:2] ASM2142 Type A+C B

TYPE C
Front Re-driver USB3.1
x1

JUSB4 USB3.0
JUSB5(Charger)

SPI ROM SATA [6:1] SATA Port5 Share with M.2

A A

MICRO-START INT'L CO.,LTD.


Title
Block Diagram
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 1 of 78
5 4 3 2 1
1

AMD AM4 Bristol Ridge Summit Ridge Raven Ridge Promontry Brand model
TYPE 0 TYPE 2 TYPE 3 PROM 4 X370
PROM 3 B370
Family/Model
Numbers
Family 15h, Models 60h-6Fh Family 17h, Models 00h-0Fh Family 17h, Models 10h-1Fh PROM 2 B350
PROM 1 A320
01 Cover Sheet 33 LAN-Intel I211AT 66 CPU Power NB Switch
02 Block Diagram 34,35 Audio ALC1150 67 ATX/Front Panel
03 FM4 DDR4 I/F 36 USB Power 68 CPU Power Good
04 AM4 PCIE/SATAE 37,38, 39 USB Rear Side 69 ALL LED Control-1
05 AM4 Display/Audio 40 USB Flash BIOS 70 ALL LED Control-2
06 AM4 SVI/ACPI/GPIO 41, 42 ASM2142 for TYPEA+C 71 RTC/Clear CMOS Circuit
07 AM4 LPC/SPI/USB/CLK/STRAP 43 USB Front Side-USB2.0 72 Button/OV Control
08 AM4 Power 44 USB3.1 TYPE C-Front 73 BOM Option
10,11 DDR4-DIMM CH-A/B 45 USB3.0 Front Side 74 EMI CAP/M2 CRTL MAP
12,13 DDR4-POWER/GND 46,47 USB3.1 Charger Port 75 History

A
14 Promontory-PCIE/SATA/SATAE 48 HDMI(2.0) Connector 76 Power Sequence A

15 Promontory-USB/OC 49 DP Connector 77 Power Delivery


16 Promontory-CLK/ACPI/GPIO 50 ACPI uPI-5VDIMM&3VSB 78 GPIO MAP
17 Promontory-Power / 18 Promontory-GND 51 Promontory-NB685GQ-1.05V
19 Clock Gen-9FGL06 52 Promontory-GS7133-2.5V
20 PCIE X16(X8*2) SLOT 53 DDR PWR VPP25/VTT-MP2147
21 Pericom switch 54 DDR Power-PV3205Q
22 PCIE X1*3 & PCIE X4 SLOT 55 CPU Power Audio-GS7133
23 SIO NCT6795D 56 CPU Power 1P8V-MP2147
24 HWM/COM/Debug LED 57 CPU Power VDDP-RT8125E
25 M.2 & U.2 Connector 58 CPU Power Connector/RT9553A

26 M.2 Connector 59 CPU Power IR35201 6+4 Phase

27 M.2 & U.2 Control 60 CPU Power IR3598

28 FAN GPIO 61, 62, 63 CPU Power Phase 1-6


MICRO-START INT'L CO.,LTD.
29, 30 CPU FAN Control-TYPE J 64, 65 CPU Power NB Phase 1-4 Title
COVER SHEET
Size Document Number Rev
31, 32 SYSTEM FAN Control-TYPE K 60 ATX/Front Panel/DebugLED Custom MS-7A31 1.0
Date: Tuesday, December 13, 2016 Sheet 2 of 78
1
5 4 3 2 1

CPU1A CPU1B
[10] MA_ADD[13..0] MA_DATA[63..0] [10] [11] MB_ADD[13..0] MB_DATA[63..0] [11]
MAMORY-A MEMORY-B
MA_ADD0 AA32 E18 MA_DATA0 MB_ADD0 AC36 D20 MB_DATA0
MA_ADD1 MA_ADD[0] MA_DATA[0] MA_DATA1 MB_ADD1 MB_ADD[0] MB_DATA[0] MB_DATA1
T32 MA_ADD[1] MA_DATA[1] J18 U36 MB_ADD[1] MB_DATA[1] B21
MA_ADD2 T35 J20 MA_DATA2 MB_ADD2 U37 B24 MB_DATA2
MA_ADD3 MA_ADD[2] MA_DATA[2] MA_DATA3 MB_ADD3 MB_ADD[2] MB_DATA[2] MB_DATA3
T31 MA_ADD[3] MA_DATA[3] H21 T38 MB_ADD[3] MB_DATA[3] C24
MA_ADD4 R30 H18 MA_DATA4 MB_ADD4 T37 A20 MB_DATA4
MA_ADD5 MA_ADD[4] MA_DATA[4] MA_DATA5 MB_ADD5 MB_ADD[4] MB_DATA[4] MB_DATA5
R33 MA_ADD[5] MA_DATA[5] F18 R39 MB_ADD[5] MB_DATA[5] C20
MA_ADD6 R32 G20 MA_DATA6 MB_ADD6 R36 A23 MB_DATA6
MA_ADD7 MA_ADD[6] MA_DATA[6] MA_DATA7 MB_ADD7 MB_ADD[6] MB_DATA[6] MB_DATA7
D P34 MA_ADD[7] MA_DATA[7] F20 P39 MB_ADD[7] MB_DATA[7] C23 D
MA_ADD8 P30 MB_ADD8 R38
MA_ADD9 MA_ADD[8] MB_ADD9 MB_ADD[8]
P31 MA_ADD[9] P36 MB_ADD[9]
MA_ADD10 AA36 H22 MA_DATA8 MB_ADD10 AC39 A26 MB_DATA8
MA_ADD11 MA_ADD[10] MA_DATA[8] MA_DATA9 MB_ADD11 MB_ADD[10] MB_DATA[8] MB_DATA9
P33 MA_ADD[11] MA_DATA[9] G22 P37 MB_ADD[11] MB_DATA[9] C26
MA_ADD12 N35 E24 MA_DATA10 MB_ADD12 N38 A29 MB_DATA10
MA_ADD13 MA_ADD[12] MA_DATA[10] MA_DATA11 MB_ADD13 MB_ADD[12] MB_DATA[10] MB_DATA11
AE32 MA_ADD[13] MA_DATA[11] J24 AG38 MB_ADD[13] MB_DATA[11] C29
F21 MA_DATA12 A25 MB_DATA12
MA_DATA[12] MA_DATA13 MB_DATA[12] MB_DATA13
MA_DATA[13] J21 MB_DATA[13] B25
MA_ACT_L M35 H24 MA_DATA14 MB_ACT_L M38 A28 MB_DATA14
[10] MA_ACT_L MA_ACT_L MA_DATA[14] [11] MB_ACT_L MB_ACT_L MB_DATA[14]
MA_BG0 N31 F24 MA_DATA15 MB_BG0 M36 B28 MB_DATA15
[10] MA_BG0 MA_BG[0] MA_DATA[15] [11] MB_BG0 MB_BG[0] MB_DATA[15]
MA_BG1 N32 MB_BG1 M39
[10] MA_BG1 MA_BG[1] [11] MB_BG1 MB_BG[1]
MA_BANK0 AA35 J26 MA_DATA16 MB_BANK0 AD38 A31 MB_DATA16
[10] MA_BANK0 MA_BANK[0] MA_DATA[16] [11] MB_BANK0 MB_BANK[0] MB_DATA[16]
MA_BANK1 AA33 J27 MA_DATA17 MB_BANK1 AC37 B31 MB_DATA17
[10] MA_BANK1 MA_BANK[1] MA_DATA[17] [11] MB_BANK1 MB_BANK[1] MB_DATA[17]
G28 MA_DATA18 B34 MB_DATA18
MA_DATA[18] MA_DATA19 MB_DATA[18] MB_DATA19
MA_DATA[19] H28 MB_DATA[19] C35
MA_DM0 K19 H25 MA_DATA20 MB_DM0 C21 B30 MB_DATA20
[10] MA_DM0 MA_DM[0] MA_DATA[20] [11] MB_DM0 MB_DM[0] MB_DATA[20]
MA_DM1 J23 G25 MA_DATA21 MB_DM1 D26 C30 MB_DATA21
[10] MA_DM1 MA_DM[1] MA_DATA[21] [11] MB_DM1 MB_DM[1] MB_DATA[21]
MA_DM2 G26 E28 MA_DATA22 MB_DM2 A32 B33 MB_DATA22
[10] MA_DM2 MA_DM[2] MA_DATA[22] [11] MB_DM2 MB_DM[2] MB_DATA[22]
MA_DM3 H30 H27 MA_DATA23 MB_DM3 D37 A34 MB_DATA23
[10] MA_DM3 MA_DM[3] MA_DATA[23] [11] MB_DM3 MB_DM[3] MB_DATA[23]
MA_DM4 AJ31 MB_DM4 AL38
[10] MA_DM4 MA_DM[4] [11] MB_DM4 MB_DM[4]
MA_DM5 AM31 MB_DM5 AR39
[10] MA_DM5 MA_DM[5] [11] MB_DM5 MB_DM[5]
MA_DM6 AL29 F29 MA_DATA24 MB_DM6 AT35 B36 MB_DATA24
[10] MA_DM6 MA_DM[6] MA_DATA[24] [11] MB_DM6 MB_DM[6] MB_DATA[24]
MA_DM7 AL26 J30 MA_DATA25 MB_DM7 AW29 E36 MB_DATA25
[10] MA_DM7 MA_DM[7] MA_DATA[25] [11] MB_DM7 MB_DM[7] MB_DATA[25]
G34 H31 MA_DATA26 F39 C39 MB_DATA26
MA_DM[8] MA_DATA[26] MA_DATA27 MB_DM[8] MB_DATA[26] MB_DATA27
MA_DATA[27] F32 MB_DATA[27] D38
J29 MA_DATA28 A35 MB_DATA28
MA_DQS_H0 MA_DATA[28] MA_DATA29 MB_DQS_H0 MB_DATA[28] MB_DATA29
[10] MA_DQS_H0 H19 MA_DQS_H[0] MA_DATA[29] G29 [11] MB_DQS_H0 B22 MB_DQS_H[0] MB_DATA[29] C36
MA_DQS_L0 G19 E31 MA_DATA30 MB_DQS_L0 A22 B38 MB_DATA30
[10] MA_DQS_L0 MA_DQS_L[0] MA_DATA[30] [11] MB_DQS_L0 MB_DQS_L[0] MB_DATA[30]
MA_DQS_H1 F23 G31 MA_DATA31 MB_DQS_H1 C27 C38 MB_DATA31
[10] MA_DQS_H1 MA_DQS_H[1] MA_DATA[31] [11] MB_DQS_H1 MB_DQS_H1] MB_DATA[31]
C MA_DQS_L1 G23 MB_DQS_L1 B27 C
[10] MA_DQS_L1 MA_DQS_L[1] [11] MB_DQS_L1 MB_DQS_L[1]
MA_DQS_H2 F27 MB_DQS_H2 C33
[10] MA_DQS_H2 MA_DQS_H[2] [11] MB_DQS_H2 MB_DQS_H[2]
MA_DQS_L2 F26 AH34 MA_DATA32 MB_DQS_L2 C32 AK39 MB_DATA32
[10] MA_DQS_L2 MA_DQS_L[2] MA_DATA[32] [11] MB_DQS_L2 MB_DQS_L[2] MB_DATA[32]
MA_DQS_H3 F30 AJ30 MA_DATA33 MB_DQS_H3 B37 AL37 MB_DATA33
[10] MA_DQS_H3 MA_DQS_H[3] MA_DATA[33] [11] MB_DQS_H3 MB_DQS_H[3] MB_DATA[33]
MA_DQS_L3 E30 AK30 MA_DATA34 MB_DQS_L3 A37 AN36 MB_DATA34
[10] MA_DQS_L3 MA_DQS_L[3] MA_DATA[34] [11] MB_DQS_L3 MB_DQS_L[3] MB_DATA[34]
MA_DQS_H4 AJ33 AL34 MA_DATA35 MB_DQS_H4 AM37 AN39 MB_DATA35
[10] MA_DQS_H4 MA_DQS_H[4] MA_DATA[35] [11] MB_DQS_H4 MB_DQS_H[4] MB_DATA[35]
MA_DQS_L4 AJ34 AH31 MA_DATA36 MB_DQS_L4 AM36 AK38 MB_DATA36
[10] MA_DQS_L4 MA_DQS_L[4] MA_DATA[36] [11] MB_DQS_L4 MB_DQS_L[4] MB_DATA[36]
MA_DQS_H5 AN32 AH32 MA_DATA37 MB_DQS_H5 AT38 AK36 MB_DATA37
[10] MA_DQS_H5 MA_DQS_H[5] MA_DATA[37] [11] MB_DQS_H5 MB_DQS_H[5] MB_DATA[37]
MA_DQS_L5 AN33 AK33 MA_DATA38 MB_DQS_L5 AT39 AM39 MB_DATA38
[10] MA_DQS_L5 MA_DQS_L[5] MA_DATA[38] [11] MB_DQS_L5 MB_DQS_L[5] MB_DATA[38]
MA_DQS_H6 AP29 AK32 MA_DATA39 MB_DQS_H6 AU34 AN38 MB_DATA39
[10] MA_DQS_H6 MA_DQS_H[6] MA_DATA[39] [11] MB_DQS_H6 MB_DQS_H[6] MB_DATA[39]
MA_DQS_L6 AN29 MB_DQS_L6 AV34
[10] MA_DQS_L6 MA_DQS_L[6] [11] MB_DQS_L6 MB_DQS_L[6]
MA_DQS_H7 AP26 MB_DQS_H7 AU28
[10] MA_DQS_H7 MA_DQS_H[7] [11] MB_DQS_H7 MB_DQS_H[7]
MA_DQS_L7 AN26 AM34 MA_DATA40 MB_DQS_L7 AU29 AR36 MB_DATA40
[10] MA_DQS_L7 MA_DQS_L[7] MA_DATA[40] [11] MB_DQS_L7 MB_DQS_L[7] MB_DATA[40]
H34 AM33 MA_DATA41 G38 AR37 MB_DATA41
MA_DQS_H[8] MA_DATA[41] MA_DATA42 MB_DQS_H[8] MB_DATA[41] MB_DATA42
H33 MA_DQS_L[8] MA_DATA[42] AP31 G37 MB_DQS_L[8] MB_DATA[42] AU37
AR33 MA_DATA43 AV37 MB_DATA43
MA_DATA[43] MA_DATA44 MB_DATA[43] MB_DATA44
MA_DATA[44] AL32 MB_DATA[44] AP37
MA_CLK_H0 T34 AL31 MA_DATA45 MB_CLK_H0 U39 AP38 MB_DATA45
[10] MA_CLK_H0 MA_CLK_H[0] MA_DATA[45] [11] MB_CLK_H0 MB_CLK_H[0] MB_DATA[45]
MA_CLK_L0 U34 AP34 MA_DATA46 MB_CLK_L0 V39 AT36 MB_DATA46
[10] MA_CLK_L0 MA_CLK_L[0] MA_DATA[46] [11] MB_CLK_L0 MB_CLK_L[0] MB_DATA[46]
MA_CLK_H1 U33 AP32 MA_DATA47 MB_CLK_H1 V38 AU38 MB_DATA47
[10] MA_CLK_H1 MA_CLK_H[1] MA_DATA[47] [11] MB_CLK_H1 MB_CLK_H[1] MB_DATA[47]
MA_CLK_L1 V33 MB_CLK_L1 W38
[10] MA_CLK_L1 MA_CLK_L[1] [11] MB_CLK_L1 MB_CLK_L[1]
MA_CLK_H2 V35 MB_CLK_H2 W37
[10] MA_CLK_H2 MA_CLK_H[2] [11] MB_CLK_H2 MB_CLK_H[2]
MA_CLK_L2 V36 AR31 MA_DATA48 MB_CLK_L2 Y37 AW35 MB_DATA48
[10] MA_CLK_L2 MA_CLK_L[2] MA_DATA[48] [11] MB_CLK_L2 MB_CLK_L[2] MB_DATA[48]
MA_CLK_H3 V32 AK29 MA_DATA49 MB_CLK_H3 Y39 AU35 MB_DATA49
[10] MA_CLK_H3 MA_CLK_H[3] MA_DATA[49] [11] MB_CLK_H3 MB_CLK_H[3] MB_DATA[49]
MA_CLK_L3 W32 AM28 MA_DATA50 MB_CLK_L3 AA39 AW32 MB_DATA50
[10] MA_CLK_L3 MA_CLK_L[3] MA_DATA[50] [11] MB_CLK_L3 MB_CLK_L[3] MB_DATA[50]
AL28 MA_DATA51 AU32 MB_DATA51
MA_RESET_L MA_DATA[51] MA_DATA52 MB_RESET_L MB_DATA[51] MB_DATA52
[10] MA_RESET_L L33 MA_RESET_L MA_DATA[52] AM30 [11] MB_RESET_L K35 MB_RESET_L MB_DATA[52] AV36
MA_EVENT_L W35 AN30 MA_DATA53 MB_EVENT_L AA38 AW36 MB_DATA53
[10] MA_EVENT_L MA_EVENT_L MA_DATA[53] [11] MB_EVENT_L MB_EVENT_L MB_DATA[53]
AP28 MA_DATA54 AW33 MB_DATA54
MA_DATA[54] MA_DATA55 MB_DATA[54] MB_DATA55
MA_DATA[55] AR28 MB_DATA[55] AV33
MA0_CKE0 M32 MB0_CKE0 L37
B [10] MA0_CKE0 MA0_CKE[0] [11] MB0_CKE0 MB0_CKE[0] B
MA0_CKE1 M30 MB0_CKE1 K37
[10] MA0_CKE1 MA0_CKE[1] [11] MB0_CKE1 MB0_CKE[1]
MA1_CKE0 M33 AK27 MA_DATA56 MB1_CKE0 L39 AW30 MB_DATA56
[10] MA1_CKE0 MA1_CKE[0] MA_DATA[56] [11] MB1_CKE0 MB1_CKE[0] MB_DATA[56]
MA1_CKE1 L34 AK26 MA_DATA57 MB1_CKE1 L36 AV30 MB_DATA57
[10] MA1_CKE1 MA1_CKE[1] MA_DATA[57] [11] MB1_CKE1 MB1_CKE[1] MB_DATA[57]
AP25 MA_DATA58 AW27 MB_DATA58
MA_DATA[58] MA_DATA59 MB_DATA[58] MB_DATA59
MA_DATA[59] AR25 MB_DATA[59] AW26
MA0_ODT0 AD35 AN27 MA_DATA60 MB0_ODT0 AF39 AV31 MB_DATA60
[10] MA0_ODT0 MA0_ODT[0] MA_DATA[60] [11] MB0_ODT0 MB0_ODT[0] MB_DATA[60]
MA0_ODT1 AF31 AM27 MA_DATA61 MB0_ODT1 AH36 AU31 MB_DATA61
[10] MA0_ODT1 MA0_ODT[1] MA_DATA[61] [11] MB0_ODT1 MB0_ODT[1] MB_DATA[61]
MA1_ODT0 AD33 AL25 MA_DATA62 MB1_ODT0 AF37 AV28 MB_DATA62
[10] MA1_ODT0 MA1_ODT[0] MA_DATA[62] [11] MB1_ODT0 MB1_ODT[0] MB_DATA[62]
MA1_ODT1 AF34 AM25 MA_DATA63 MB1_ODT1 AH38 AV27 MB_DATA63
[10] MA1_ODT1 MA1_ODT[1] MA_DATA[63] [11] MB1_ODT1 MB1_ODT[1] MB_DATA[63]

MA0_CS_L0 AC33 F33 MB0_CS_L0 AE37 F38


[10] MA0_CS_L0 MA0_CS_L[0] MA_CHECK[0] [11] MB0_CS_L0 MB0_CS_L[0] MB_CHECK[0]
MA0_CS_L1 AE35 G32 MB0_CS_L1 AG39 F36
[10] MA0_CS_L1 MA0_CS_L[1] MA_CHECK[1] [11] MB0_CS_L1 MB0_CS_L[1] MB_CHECK[1]
MA1_CS_L0 AC34 K31 MB1_CS_L0 AE38 H39
[10] MA1_CS_L0 MA1_CS_L[0] MA_CHECK[2] [11] MB1_CS_L0 MB1_CS_L[0] MB_CHECK[2]
MA1_CS_L1 AE34 K32 MB1_CS_L1 AG36 J39
[10] MA1_CS_L1 MA1_CS_L[1] MA_CHECK[3] [11] MB1_CS_L1 MB1_CS_L[1] MB_CHECK[3]
MA_CHECK[4] E33 MB_CHECK[4] E37
MA_CHECK[5] E34 MB_CHECK[5] E39
MA_ADD_17 AF33 J32 MB_ADD_17 AH37 H36
[10] MA_ADD_17 MA_ADD_17 MA_CHECK[6] [11] MB_ADD_17 MB_ADD_17 MB_CHECK[6]
MA_RAS_L AB34 J33 MB_RAS_L AD36 H37
[10] MA_RAS_L MA_RAS_L_ADD[16] MA_CHECK[7] [11] MB_RAS_L MB_RAS_L_ADD[16] MB_CHECK[7]
MA_CAS_L AD32 MB_CAS_L AF36
[10] MA_CAS_L MA_CAS_L_ADD[15] VCC_DDR [11] MB_CAS_L MB_CAS_L_ADD[15] VCC_DDR
MA_WE_L AB35 MB_WE_L AD39
[10] MA_WE_L MA_WE_L_ADD[14] Type0 Only [11] MB_WE_L MB_WE_L_ADD[14] Type0 Only

MA_ALERT_L N34 Y34 MA_ZVDDIO_MEM_S3 R256 39.2R1%0402 MB_ALERT_L N37 Y36 MB_ZVDDIO_MEM_S3 R257 39.2R1%0402
[10] MA_ALERT_L MA_ALERT_L MA_ZVDDIO_MEM_S3 [11] MB_ALERT_L MB_ALERT_L MB_ZVDDIO_MEM_S3
MA_PAROUT Y33 AJ37 MA_ZVSS R269 X_40.2R1%0402 MB_PAROUT AB38 AJ39 MB_ZVSS R271 X_40.2R1%0402
[10] MA_PAROUT MA_PAROUT MA_ZVSS [11] MB_PAROUT MB_PAROUT MB_ZVSS
AM4 Follow CRB VerF Type2/3 Only AM4 Follow CRB VerF Type2/3 Only
PART 1 OF 9 PART 2 OF 9
ZIF-SOCKET1331-HF ZIF-SOCKET1331-HF
A A

MICRO-START INT'L CO.,LTD.


Title
AM4 DDR4 I/F
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 3 of 78
5 4 3 2 1
5 4 3 2 1

CPU1C
PCIE
APU_RXP0 AE8 AE4 APUTXP0 C906 C0.22u6.3X4 APU_TXP0 APU_TXP0 [14]
[14] APU_RXP0 P_HUB_RXP[0] P_HUB_TXP[0]
APU_RXN0 AD8 AE5 APUTXN0 C905 C0.22u6.3X4 APU_TXN0 APU_TXN0 [14]
[14] APU_RXN0 P_HUB_RXN[0] P_HUB_TXN[0]
APU_RXP1 AB8 AA5 APUTXP1 C912 C0.22u6.3X4 APU_TXP1 APU_TXP1 [14]
[14] APU_RXP1 P_HUB_RXP[1] P_HUB_TXP[1]
APU_RXN1 AA8 AB5 APUTXN1 C911 C0.22u6.3X4 APU_TXN1 APU_TXN1 [14]
[14] APU_RXN1 P_HUB_RXN[1] P_HUB_TXN[1]
APU_RXP2 Y6 AC6 APUTXP2 C909 C0.22u6.3X4 APU_TXP2 APU_TXP2 [14]
[14] APU_RXP2 P_HUB_RXP[2] P_HUB_TXP[2]
D APU_RXN2 Y7 AC7 APUTXN2 C910 C0.22u6.3X4 APU_TXN2 APU_TXN2 [14] D
[14] APU_RXN2 P_HUB_RXN[2] P_HUB_TXN[2]
APU_RXP3 W4 AD5 APUTXP3 C907 C0.22u6.3X4 APU_TXP3 APU_TXP3 [14]
[14] APU_RXP3 P_HUB_RXP[3] P_HUB_TXP[3]
APU_RXN3 W5 AD6 APUTXN3 C908 C0.22u6.3X4 APU_TXN3 APU_TXN3 [14]
[14] APU_RXN3 P_HUB_RXN[3] P_HUB_TXN[3]

APU_GPP_RXP0 AR9 AT12 APU_GPP_TXP0 APU_GPP_TXP0 [25]


[25] APU_GPP_RXP0 P_GPP_RXP[0] P_GPP_TXP[0]
APU_GPP_RXN0 AT9 AR12 APU_GPP_TXN0 APU_GPP_TXN0 [25]
[25] APU_GPP_RXN0 P_GPP_RXN[0] P_GPP_TXN[0]
SATA
APU_GPP_RXP1 AM9 Express AP13 APU_GPP_TXP1 APU_GPP_TXP1 [25]
[25] APU_GPP_RXP1 P_GPP_RXP[1] P_GPP_TXP[1]
APU_GPP_RXN1 AM10 AR13 APU_GPP_TXN1 APU_GPP_TXN1 [25]
[25] APU_GPP_RXN1 P_GPP_RXN[1] P_GPP_TXN[1]
APU_GPP_RXP2 AR10 AL13 APU_GPP_TXP2 APU_GPP_TXP2 [25]
[25] APU_GPP_RXP2 P_GPP_RXP[2]/SATA_RX0P P_GPP_TXP[2]/SATA_TX0P
APU_GPP_RXN2 AP10 AM13 APU_GPP_TXN2 APU_GPP_TXN2 [25]
[25] APU_GPP_RXN2 P_GPP_RXN[2]/SATA_RX0N P_GPP_TXN[2]/SATA_TX0N
Not supported PCIE on AMD Family 15h Models 60h-6Fh Not supported PCIE on AMD Family 15h Models 60h-6Fh
APU_GPP_RXP3 AP11 AN14 APU_GPP_TXP3 APU_GPP_TXP3 [25]
[25] APU_GPP_RXP3 P_GPP_RXP[3]/SATA_RX1P P_GPP_TXP[3]/SATA_TX1P
APU_GPP_RXN3 AN11 AP14 APU_GPP_TXN3 APU_GPP_TXN3 [25]
[25] APU_GPP_RXN3 P_GPP_RXN[3]/SATA_RX1N P_GPP_TXN[3]/SATA_TX1N

GFX_RXP0 F6 D1 GFX_TXP0 GFX_TXP0 [19]


[19] GFX_RXP0 P_GFX_RXP[0] P_GFX_TXP[0]
GFX_RXN0 F5 E1 GFX_TXN0 GFX_TXN0 [19]
[19] GFX_RXN0 P_GFX_RXN[0] P_GFX_TXN[0]
GFX_RXP1 G5 E3 GFX_TXP1 GFX_TXP1 [19]
[19] GFX_RXP1 P_GFX_RXP[1] P_GFX_TXP[1]
GFX_RXN1 G4 F3 GFX_TXN1 GFX_TXN1 [19]
[19] GFX_RXN1 P_GFX_RXN[1] P_GFX_TXN[1]
GFX_RXP2 H7 F2 GFX_TXP2 GFX_TXP2 [19]
[19] GFX_RXP2 P_GFX_RXP[2] P_GFX_TXP[2]
GFX_RXN2 H6 G2 GFX_TXN2 GFX_TXN2 [19]
[19] GFX_RXN2 P_GFX_RXN[2] P_GFX_TXN[2]
GFX_RXP3 J6 G1 GFX_TXP3 GFX_TXP3 [19]
[19] GFX_RXP3 P_GFX_RXP[3] P_GFX_TXP[3]
C GFX_RXN3 J5 H1 GFX_TXN3 GFX_TXN3 [19]
C
[19] GFX_RXN3 P_GFX_RXN[3] P_GFX_TXN[3]
GFX_RXP4 K8 H3 GFX_TXP4 GFX_TXP4 [19]
[19] GFX_RXP4 P_GFX_RXP[4] P_GFX_TXP[4]
GFX_RXN4 K7 J3 GFX_TXN4 GFX_TXN4 [19]
[19] GFX_RXN4 P_GFX_RXN[4] P_GFX_TXN[4]
GFX_RXP5 K5 J2 GFX_TXP5 GFX_TXP5 [19]
[19] GFX_RXP5 P_GFX_RXP[5] P_GFX_TXP[5]
GFX_RXN5 K4 K2 GFX_TXN5 GFX_TXN5 [19]
[19] GFX_RXN5 P_GFX_RXN[5] P_GFX_TXN[5]
GFX_RXP6 L7 K1 GFX_TXP6 GFX_TXP6 [19]
[19] GFX_RXP6 P_GFX_RXP[6] P_GFX_TXP[6]
GFX_RXN6 L6 L1 GFX_TXN6 GFX_TXN6 [19]
[19] GFX_RXN6 P_GFX_RXN[6] P_GFX_TXN[6]
GFX_RXP7 M6 L3 GFX_TXP7 GFX_TXP7 [19]
[19] GFX_RXP7 P_GFX_RXP[7] P_GFX_TXP[7]
GFX_RXN7 M5 M3 GFX_TXN7 GFX_TXN7 [19]
[19] GFX_RXN7 P_GFX_RXN[7] P_GFX_TXN[7]
GFX_RXP8 N8 M2 GFX_TXP8 GFX_TXP8 [20]
[20] GFX_RXP8 P_GFX_RXP[8] P_GFX_TXP[8]
GFX_RXN8 N7 N2 GFX_TXN8 GFX_TXN8 [20]
[20] GFX_RXN8 P_GFX_RXN[8] P_GFX_TXN[8]
GFX_RXP9 N5 N1 GFX_TXP9 GFX_TXP9 [20]
[20] GFX_RXP9 P_GFX_RXP[9] P_GFX_TXP[9]
GFX_RXN9 N4 P1 GFX_TXN9 GFX_TXN9 [20]
[20] GFX_RXN9 P_GFX_RXN[9] P_GFX_TXN[9]
GFX_RXP10 P7 P3 GFX_TXP10 GFX_TXP10 [20]
[20] GFX_RXP10 P_GFX_RXP[10] P_GFX_TXP[10]
GFX_RXN10 P6 R3 GFX_TXN10 GFX_TXN10 [20]
[20] GFX_RXN10 P_GFX_RXN[10] P_GFX_TXN[10]
GFX_RXP11 R6 R2 GFX_TXP11 GFX_TXP11 [20]
[20] GFX_RXP11 P_GFX_RXP[11] P_GFX_TXP[11]
Only supported on AMD Family 17h/Models 00h-0Fh GFX_RXN11 R5 T2 GFX_TXN11 GFX_TXN11 [20]
[20] GFX_RXN11 P_GFX_RXN[11] P_GFX_TXN[11]
Not supported on AMD Family 15h Models 60h-6Fh
GFX_RXP12 T8 T1 GFX_TXP12 GFX_TXP12 [20]
[20] GFX_RXP12 P_GFX_RXP[12] P_GFX_TXP[12]
GFX_RXN12 T7 U1 GFX_TXN12 GFX_TXN12 [20]
[20] GFX_RXN12 P_GFX_RXN[12] P_GFX_TXN[12]
GFX_RXP13 T4 U3 GFX_TXP13 GFX_TXP13 [20]
[20] GFX_RXP13 P_GFX_RXP[13] P_GFX_TXP[13]
GFX_RXN13 T5 V3 GFX_TXN13 GFX_TXN13 [20]
B [20] GFX_RXN13 P_GFX_RXN[13] P_GFX_TXN[13] B
GFX_RXP14 U7 V2 GFX_TXP14 GFX_TXP14 [20]
[20] GFX_RXP14 P_GFX_RXP[14] P_GFX_TXP[14]
GFX_RXN14 U6 W2 GFX_TXN14 GFX_TXN14 [20]
CPU_VDDP [20] GFX_RXN14 P_GFX_RXN[14] P_GFX_TXN[14]
GFX_RXP15 V6 W1 GFX_TXP15 GFX_TXP15 [20]
[20] GFX_RXP15 P_GFX_RXP[15] P_GFX_TXP[15]
GFX_RXN15 V5 Y1 GFX_TXN15 GFX_TXN15 [20]
[20] GFX_RXN15 P_GFX_RXN[15] P_GFX_TXN[15]
W7 APU_P_ZVSS R222 196R1%/4 Within 1500 mils from APU
Type0 Only Type0 Only P_ZVSS Within 1500 mils from APU
CPU_VDDP R258 196R1%/4 APU_P_ZVDDP W8 V8 APU_P0A_ZVSS R253 X_200R
Within 1500 mils from APU P_ZVDDP P0A_ZVSS
C307 C903 C294 C306 R304 1KR1%/4 APU_SATA_ZVDDP AV7 SATA_ZVDDP
AM4 Type0Type2
Only
Only
P0B_ZVSS
SATA_ZVSS
AT8
AV6
APU_P0B_ZVSS
APU_SATA_ZVSS
R325
R309
X_200R
1KR1%/4
Within
Within
1500
1000
mils
mils
from
from
APU
APU
C0.1u16X4 C0.1u16X4 C0.1u16X4 C0.1u16X4 Within 1000 mils from APU PART 3 OF 9
ZIF-SOCKET1331-HF

Follow CRB VerF

A A

MICRO-START INT'L CO.,LTD.


Title
AM4 PCIE/SATAE
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 4 of 78
5 4 3 2 1
5 4 3 2 1

Follow CRB VerF

R313 1KR/4 AZ_BITCLK_R


R311 1KR/4 AZ_RST_R EMI
R316 1KR/4 AZ_SYNC_R
R312 1KR/4 AZ_SDOUT_R AZ_BITCLK_R C303 X_C0.1u16X4

CPU1D
R345 X_10KR/4 AZ_SDIN0
R329 10KR/4 AZ_SDIN1 R321 33R/4 AZ_BITCLK_R DP0_TX2P_APU
R308 10KR/4 AZ_SDIN2
[34] AZ_BITCLK
AZ_SDIN0
AW3 AZ_BITCLK DP0_TXP[0] D2
DP0_TX2N_APU DP0_TX2P_APU [48] For HDMI
D [34] AZ_SDIN0 AV3 AZ_SDIN0 DP0_TXN[0] C2 DP0_TX2N_APU [48] D
AZ_SDIN1 AU5 C3 DP0_TX1P_APU
AZ_SDIN1 DP0_TXP[1] DP0_TX1P_APU [48]

AUDIO

DISPLAY-0
AZ_SDIN2 AV4 B3 DP0_TX1N_APU
R303 33R/4 AZ_RST_R AZ_SDIN2 DP0_TXN[1] DP0_TX0P_APU DP0_TX1N_APU [48]
[34] AZ_RST# AU1 AZ_RST_L DP0_TXP[2] B4 DP0_TX0P_APU [48]
[34] AZ_SYNC R319 33R/4 AZ_SYNC_R AU2 A4 DP0_TX0N_APU
R318 33R/4 AZ_SDOUT_R AZ_SYNC DP0_TXN[2] DP0_CLKP_APU DP0_TX0N_APU [48]
[34] AZ_SDOUT AU4 AZ_SDOUT DP0_TXP[3] C5 DP0_CLKP_APU [48]
C6 DP0_CLKN_APU
DP0_TXN[3] DP0_CLKN_APU [48]
G10 DP0_AUXP
DP0_AUXP DP0_AUXP [48]
H10 DP0_AUXN
DP0_AUXN DP0_AUXN [48]
APU_TDI A14 H9 DP0_HDMI_HPD
TDI DP0_HPD DP0_HDMI_HPD [48]
APU_TDO C14
For Debug1 APU_TCK TDO DP1_TX0P_APU
APU_TMS
C15 TCK DP1_TXP[0] D4
DP1_TX0N_APU DP1_TX0P_APU [49] For DP
B15 TMS DP1_TXN[0] D5 DP1_TX0N_APU [49]
APU_TRST# B13 D7 DP1_TX1P_APU
3VSB TRST_L DP1_TXP[1] DP1_TX1P_APU [49]

DISPLAY-1
APU_DBRDY E13 D8 DP1_TX1N_APU
APU_DBREQ# DBRDY DP1_TXN[1] DP1_TX2P_APU DP1_TX1N_APU [49]
D14 DBREQ_L DP1_TXP[2] F8 DP1_TX2P_APU [49]
G8 DP1_TX2N_APU Not supported on AMD Family 17h/Models 00h-0Fh
DP1_TXN[2] DP1_TX3P_APU DP1_TX2N_APU [49]
DP1_TXP[3] E9 DP1_TX3P_APU [49]
R355 X_1KR/4 APU_TEST1 F9 DP1_TX3N_APU
R346 X_2.2K APU_TEST0 APU_TEST0 DP1_TXN[3] DP1_TX3N_APU [49]
AM6 TEST0
R323 X_2.2K APU_TEST2 APU_TEST1 AM7 F11 DP1_AUXP
TEST1/TMS DP1_AUXP DP1_AUXP [49]
APU_TEST2 AT3 G11 DP1_AUXN
TEST2 DP1_AUXN DP1_AUXN [49]
TP1 APU_TEST4 L23 D10 DP1_DP_HPD
TEST4 DP1_HPD DP1_DP_HPD [49]
TP2 APU_TEST5 M22 TEST5
D13 TEST6 DP2_TXP[0] B6
CPU_1P8 AB4 B7
APU_TEST11 TEST10 DP2_TXN[0]
A13 TEST11 DP2_TXP[1] A7

DISPLAY-2
APU_TEST14 C12 A8
For Debug2 APU_TEST15 TEST14 DP2_TXN[1]
TP10 B12 TEST15 DP2_TXP[2] C8

TEST
R153 X_1KR/4 APU_TEST40 APU_TEST16 C11 C9
C APU_TEST17 TEST16 DP2_TXN[2] C
D11 TEST17 DP2_TXP[3] B9
R344 15K APU_TEST0 APU_TEST18 G16 B10
R353 15K APU_TEST1 APU_TEST19 TEST18 DP2_TXN[3]
H16 TEST19
R324 15K APU_TEST2 TP14 APU_TEST46 AL4 A10
APU_TEST47 TEST46[13] DP2_AUXP
TP4 P28 TEST47 DP2_AUXN A11
DP2_HPD E10
R183 X_1KR/4 APU_TEST11
R182 X_1KR/4 APU_TEST14 APU_TEST28_H E6 F12 DP_ZVSS R170 2K1%
TP12 TEST28_H DP_ZVSS Type0 Only Follow CRB VerF
R206 X_1KR/4 APU_TEST17 APU_TEST28_L E7 E12 DP_AUX_ZVSS R159 150R
TP13 TEST28_L DP_AUX_ZVSS
R205 X_1KR/4 APU_TEST16 G13 DP_BLON
DP_BLON TP8 For Debug2
APU_TEST31 AA30 H13 DP_DIGON
TP3 TEST31 DP_DIGON TP7
APU_TEST40 W30 H12 DP_VARY_BL
TEST40 DP_VARY_BL TP6 Not support Type2
R156 1KR/4 APU_TEST18 APU_TEST41 A16 R147 1KR/4 CPU_1P8
TP9 TEST41
R155 1KR/4 APU_TEST19 K14 DP_STEREOSYNC R148 X_1KR/4
R154 X_1KR/4 APU_TEST40 DP_STEREOSYNC
AM4
PART 4 OF 9
ZIF-SOCKET1331-HF

IB=(AMD_HDTPWR-Vbe)/4.7k
(1.8-0.95)/4.7k=0.181mA
Stuff for first model Q44
3VSB R411 4.7KR/4 PWROK_LS 2 6 HDT_PWROK IC=(Vc-Vce)/10k B*Ib>Ic=10*0.181=1.81>0.16
B AMD_HDTPWR 1 (1.8-0.2)/10k=0.16mA B
R446 10KR/4 5 3 PWROK_LS
[6] PWROK
4 IB=(Vb-Vbe)/10k
R188 1KR/4 APU_TCK (1.75-0.95)/10k=0.08mA
R187 1KR/4 APU_TMS NN-CMKT3904 B*Ib>Ic=10*0.08=0.8>0.16
R186 1KR/4 APU_TDI IC=(Vc-Vce)/10k
R185 1KR/4 APU_TRST# (3.3-0.2)/10k=0.16mA
CPU_1P8 R176 1KR/4 APU_DBREQ# Q49
3VSB R414 4.7KR/4 RESET_L_LS 2 6 HDT_RST_L IB=(AMD_HDTPWR-Vbe)/4.7k
1 (1.8-0.95)/4.7k=0.181mA
R371 1KR/4 HDT_PWROK R452 10KR/4 5 3 RESET_L_LS
[6] RESET_L
R60 R380 1KR/4 HDT_RST_L 4 IC=(Vc-Vce)/10k B*Ib>Ic=10*0.181=1.81>0.16
0R/8 (1.8-0.2)/10k=0.16mA
NN-CMKT3904
AMD_HDT1 IB=(Vb-Vbe)/10k
AMD_HDTPWR 1 2 APU_TCK (1.75-0.95)/10k=0.08mA
CPU_VDDIO CPU_TCK APU_TMS
3 GND CPU_TMS 4 B*Ib>Ic=10*0.08=0.8>0.16
5 6 APU_TDI IC=(Vc-Vce)/10k
GND CPU_TDI APU_TDO
7 GND CPU_TDO 8 (3.3-0.2)/10k=0.16mA
APU_TRST# R388 33R/4 TRST# 9 10 HDT_PWROK
R395 10KR/4 DBRDY3 CPU_TRST_L CPU_PWROK_BUF HDT_RST_L
11 CPU_DBRDY3 CPU_RST_L_BUF 12
R389 10KR/4 DBRDY2 13 14 APU_DBRDY
R403 10KR/4 DBRDY1 CPU_DBRDY2 CPU_DBRDY0 DBREQ# R381 22R0402 APU_DBREQ#
15 CPU_DBRDY1 CPU_DBREQ_L 16
17 18 APU_TEST19
AMD_HDTPWR GND CPU_PLLTEST0 APU_TEST18
19 CPU_VDDIO CPU_PLLTEST1 20

H2X10SM-1.27PITCH_BLUE-RH

A A

MICRO-START INT'L CO.,LTD.


Title
AM4 DISPLAY/AUDIO
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 5 of 78
5 4 3 2 1
5 4 3 2 1

ATX_5VSB 3VSB ATX_5VSB VCC5 VCC3

2016.07.26 2016.07.26
Notice power leakage. Notice power leakage.
R455 R478 R495 3VSB
47KR/4 47KR/4 X_47KR/4

S
C431 C0.1u16X4
D
G Q90 G Q94

5
N-PM514BA P-PA002FMG U44 3VSB
CPU_1P8_S5 S
VCC3
TYPE1_CPU_SEL: TYPE1_CPU_SEL: VCC
1 APU_SLP_S3# R923 100KR/4 2016.11.25
CPU_1P8 A

D
4 VCC3 Add
1:3.3V(Type2,3) 1:3.3V(Type2,3) [22,36,40,49,50,51,56] SLP_S3#

D
Y
S B 2 APU_S0A3_GPIO R301 2.2K/4 SCL0 R424 2.2K/4
0:1.8V(Type0) G Q85 0:1.8V(Type0) G Q91 GND R430 X_10KR/4 AGPIO86 SDA0 R415 2.2K/4
D X_P-PA002FMG PWR_SB_SW D N-PM514BA PWR_SW NC7SZ08M5X_SOT23-5 R434 10KR/4 D

3
3VSB

S
D D
TYPE1_CPU_SEL G Q89 TYPE1_CPU_SEL G Q93 ASM2142 Patch
S 2N7002 P3203 Vgs S 2N7002 P3203 Vgs 1:Nothing SCL1 R282 2.2K/4
0:BIOS running ASM2142 patch code. SDA1 R279 2.2K/4
=0.45V~1.2V =0.45V~1.2V SLP_S3# R483 X_0R0402 APU_SLP_S3#
Within 500mils
PWROK
[5] PWROK
RESET_L CPU1E
PWR_SW [5] RESET_L

Add for HDT and [59] APU_SVC APU_SVC R198 0R0402 SVC D17 AU25 SCL0 R416 0R0402 SCLK0 SCLK0 [10,24,28,40,48,54,59,71,72]
SVC SCL0/I2C2_SCL/EGPIO113

SVI
AV25 SDA0 R413 0R0402 SDATA0 SDATA0 [10,24,28,40,48,54,59,71,72]

SMBus
R179 1KR/4 APU_ALERT# close to PIN E16 & B16 APU_SVD R197 0R0402 SVD SDA0/I2C2_SDA/EGPIO114
[59] APU_SVD C17 SVD
R141 1KR/4 APU_PROCHOT# AK3 SCL1 R281 0R0402 SCLK1 SCLK1 [20]
R152 1KR/4 APU_THERMTRIP# APU_SVT R196 0R0402 SVT SCL1/I2C3_SCL/AGPIO19 SDA1 R280 0R0402 SDATA1
[59] APU_SVT A17 SVT SDA1/I2C3_SDA/AGPIO20 AK2 SDATA1 [20]
3VSB
CPU_1P8
[59] APU_PWROK APU_PWROK R190 0R0402 PWROK E16
ALL_PWR_PWRGD PWROK AGPIO3
[68] ALL_PWR_PWRGD AM3 PWR_GOOD AGPIO3 AT6 AGPIO3 [7,41] For Strap & ASM1143 SMI

ACPI
R144 1KR/4 APU_SIC R386 10KR/4 PWRBTN# KBRST# D14 X_S-LRB520S RESET_L B16 AR6 AGPIO4 R356 0R0402
RESET_L AGPIO4 M.2_DET [24,25]
R145 1KR/4 APU_SID R393 10KR/4 APU_AM4R1 3.3V 1.8V AP22 AMD_AMP AMD_AMP [69]
R363 10KR/4 BLINK APU_PROCHOT# AGPIO5/DEVSLP0 AGPIO6
[72] APU_PROCHOT# H15 PROCHOT_L AGPIO6 AN8 TP11
R397 10KR/4 WAKE_L APU_THERMTRIP# A19 AP7 M2_U2_CTRL M2_U2_CTRL [25] For Control M.2 or U.2
R189 300R/4 PWROK R396 10KR/4 PCIE_RST THERMTRIP_L AGPIO8 HW_BIOS_MODE
AGPIO9/SGPIO0_DATAOUT AN2 For Select Auto or
HW_BIOS_MODE [20,25,27] Manual
R172 300R/4 RESET_L C358 X_C100p50N AN3 AGPIO23R365 0R0402 X8_M_EN# [20,69]
APU_SLP_S3# AGPIO23/SGPIO0_LOAD iGPU_LED
[71] APU_SLP_S3# AT2 SLP_S3_L AGPIO40/SGPIO0_DATAIN AR4 iGPU_LED [69]
Follow CRB SLP_S5# AP2 AW17 AGPIO86 VCC3
[22,36,40,50,71] SLP_S5# SLP_S5_L AGPIO86
C432 X_C0.1u16X4 APU_SLP_S3# APU_S0A3_GPIO GENINT1_L

GPIO
AR3 S0A3_GPIO/AGPIO10/SGPIO0_CLK GENINT1_L/AGPIO89 AV22
C594 X_C0.1u16X4 SLP_S5# [66] S5_MUX_CTRL S5_MUX_CTRL AP4 AU23 AGPIO90 R364 8.2KR/4 GENINT1_L
S5_MUX_CTRL/EGPIO42 GENINT2_L/AGPIO90 TP41
CPU_1P8_S5 AM22 SATA_LED# SATA_LED# [14,67] R354 X_10KR/4
PWRBTN# SATA_ACT_L/AGPIO130 AMD Hardware Validated Boot
[22,71] PWRBTN# AN5 PWR_BTN_L/AGPIO0
C BLINK AT5 AT18 AGPIO70 (HVB) C
BLINK/AGPIO11 EGPIO70 TP46 0 or NC:Disable
[67] SPKR SPKR AW23 AW11 PCIE2_16_EN PCIE2_16_EN [69]
R377 22K RSMRST# SPKR/AGPIO91 EGPIO95 PCIE2_8_EN 1:Enable
EGPIO96 AV12 PCIE2_8_EN [69]
RSMRST# AP5 AW12 GPIO97_CPU GPIO97_CPU [69]
[22,68] RSMRST# RSMRST_L EGPIO97
SYSREST# AM4 AU13 GPIO98_DRAM GPIO98_DRAM [69]
[7,52,67,68] SYSREST# SYS_RESET_L/AGPIO1 EGPIO98
C346 [20] PCIE_REST# PCIE_REST# R398 33R/4 PCIE_RST AL7 AV13 GPIO99_VGA GPIO99_VGA [69] GPIO97~100 for Debug LED
C349 C1u6.3X4 KBRST# R384 0R0402 KBRST_L PCIE_RST_L/EGPIO26 EGPIO99 GPIO100_DEVICE
[22] KBRST# AN24 ESPI_RESET_L/KBRST_L EGPIO100 AT14 GPIO100_DEVICE [69]

MISC
C10u6.3X6
R399 0R0402 WAKE_L AL5
[16,19,24,26,41] APU_WAKE# WAKE_L/AGPIO2 VCC3
R289 0R0402 LPC_PME AL2
[16,22] APU_LPC_PME# LPC_PME_L/AGPIO22
AT23 CLK_REQ0 R375 560R/4 SATA_LED#
APU_SIC R157 0R0402 SIC CLK_REQ0_L/SATA_IS0_L/SATA_ZP0_L/AGPIO92 CLK_REQ1
[22] APU_SIC B18 SIC CLK_REQ1_L/AGPIO115 AV24
Q27 IB=(Vcc3-Vbe)/10k APU_SID C18 AT24 CLK_REQ2_M.2_1 R337 X_10KR/4 CLK_REQ2_M.2_1
[22] APU_SID SID CLK_REQ2_L/AGPIO116
VCC3 R146 4.7KR/4 PROCHOT#_LS 2 6 APU_PROCHOT# (3.3-0.95)/10k=0.235mA APU_ALERT# D16 AL23 CLK_REQ3
ALERT_L CLK_REQ3_L/SATA_IS1_L/SATA_ZP1_L/EGPIO131 CLK_REQG
1 CLK_REQG_L/OSCIN/EGPIO132 AR22
[22,59] PROCHOT# 5 3 PROCHOT#_LS IC=(VCC2-Vce)/10k
4 (3.3-0.2)/10k=0.31mA [50,54,56,57,58] APU_AM4R1 APU_AM4R1 AL8 AM4R1 APU_OC0#
USB_OC0_L/AGPIO16 AL1 APU_OC0# [38]
NN-CMKT3904 CORETYPE0 AM24 AM1 APU_OC0#
CORETYPE1 CORETYPE[0] USB_OC1_L/TDI/AGPIO17 APU_OC1#

OC
AN9 CORETYPE[1] USB_OC2_L/TCK/AGPIO18 AR1 APU_OC1# [39]
AP1 APU_OC1#
USB_OC3_L/TDO/AGPIO24

FAN
2016/06/02 AN23 FANIN0/AGPIO84
AP23 F14 VDDCR_CPU_SENSE+ VDDCR_CPU_SENSE+ [59]
Remove ThermalTrip to SIO FANOUT0/AGPIO85 VDDCR_CPU_SENSE VDDCR_SOC_SENSE+
VDDCR_SOC_SENSE E15 VDDCR_SOC_SENSE+ [59]

[7] RTCCLK RTCCLK AP8 RTCCLK VDDIO_MEM_S3_SENSE


G14

SENSE
VDDIO_MEM_S3_SENSE VDDIO_MEM_S3_SENSE [54]
APU_32K_X1 AW5 F15 VSS_SENSE_A CP3 X_COPPER VDDCR_CPU_SENSE- [59]
B X32K_X1 VSS_SENSE_A B

RTC
CP5 X_COPPER VDDCR_SOC_SENSE- [59]
Turn off power when CP4 X_COPPER VDDIO_MEM_S3_SENSE- [54]
AL22 CPU_VDDP_SENSE CPU_VDDP_SENSE [57]
BIOS into deep mode APU_32K_X2 VDDP_SENSE
AW6 X32K_X2 VSS__SENSE_B AM23 TP33
APU_AM4R1
AM4
PART 5 OF 9 R342 10KR/4 CLK_REQ0
R412 10KR/4 CLK_REQ1
D
Q76 ZIF-SOCKET1331-HF R336 10KR/4 CLK_REQ2_M.2_1
[22,50,51] DEEP_S5 G

S 2N7002 R335 10KR/4 CLK_REQ3


R341 10KR/4 CLK_REQG

Layout:Place x'tal within 1.5 inch of APU


AM4 CPU TYPE Circuit
APU_32K_X2

Y2 ATX_5VSB ATX_5VSB
2 1 APU_32K_X1 Change by CRB rev. E
ATX_5VSB CPU_1P8_S5
32.768KHZ12.5p R402
1KR/4 R383 R474
A 3VSB 47KR/4 47KR/4 A
R400
47KR/4 R443
R317 20MR R405 TYPE1_CPU_SEL [38,39,57,58,66] 1KR/4 TYPE0_CPU_SEL [57,58]
X_1KR/4
CPU_1P8_S5 TYPE1_CPU_SEL R444
C

C296 C295 TYPE1_SEL D


VQ4 4.7KR/4
G
0:BR/NA
C15p50N C15p50N
R401
S 2N7002
1:ST/RV/ZP
CORETYPE0 B Q87
2N3904 MICRO-START INT'L CO.,LTD.
C

20K/4 CORETYPE0 Title


E

CORETYPE1 B Q78 AM4 SVI/ACPI/GPIO


PLACE THESE COMPONENTS CLOSE TO 2N3904 0:BR/SR
U600, AND USE GROUND GUARD FOR 1:RV/ZP Size Document Number Rev
E

32K_X1 AND 32K_X2 Custom MS-7A31..G 1.0


Date: Tuesday, December 13, 2016 Sheet 6 of 78
5 4 3 2 1
5 4 3 2 1

Strapping Options
VCC3 VCC3 VCC3

EMI
LPCCLK1 C313 X_C0.1u16X4
R349 R360 R320
X_10KR/4 10KR/4 10KR/4

D CPU1F D
LPC/SPI/USB/CLOCK LPCCLK0 LPCCLK1 LPC_LFRAME#

[67] TPM_LPCCLK0 R330 22R/4 LPCCLK0 AU20 AR7 APU_48M_OSC


LPCCLK0/EGPIO74 48M_OSC TP37
[22] SIO_LPCCLK1 R352 22R/4 LPCCLK1 AU19 LPCCLK1/EGPIO75 R343 R340 R307
LPC_AD0 AW20 AU7 2KR/4 X_2K X_2K
[22,67] LPC_AD0 LAD0/EGPIO104 USB_HSD0P APU_USB0+ [38]
LPC_AD1 AV21 AU8
[22,67] LPC_AD1 LAD1/EGPIO105 USB_HSD0N APU_USB0- [38] REAR USB3.0
LPC_AD2 AT21
[22,67] LPC_AD2 LAD2/EGPIO106

LPC
LPC_AD3 AT20 AW8
[22,67] LPC_AD3 LAD3/EGPIO107 USB_HSD1P APU_USB1+ [38]
USB_HSD1N AW9 APU_USB1- [38]

USB2.0
[22,67] LPC_LFRAME# LPC_LFRAME# AW18
LPC_LDRQ0# LFRAME_L/EGPIO109
[22] LPC_LDRQ0# AT15 ESPI_ALERT_L/LDRQ0_L/EGPIO108 USB_HSD2P AU10 APU_USB2+ [39]
LPC_SERIRQ
[22,67] LPC_SERIRQ
R314 2KR/4 LPC_CLKRUN
AW21
AV19
SERIRQ/AGPIO87 USB_HSD2N AU11 APU_USB2- [39] LAN+USB3.0 LPCCLK0 LPCCLK1 SIO_LFRAME
LPC_PD_L LPC_CLKRUN_L/AGPIO88
TP5 AV18 LPC_PD_L/AGPIO21 USB_HSD3P AV9 APU_USB3+ [39]
[22,67] LPC_RST# R404 33R/4 LPC_RST_L AU22 AV10
LPC_RST_L USB_HSD3N APU_USB3- [39]
C390 X_C100p50N PULL LPC device Configured for
HIGH Boot Fail Timer Internal clock generator SPI ROM
SPI_CLK R338 10R/4 SPI_CLK_R AW14 AF3 Enabled
SPI_CLK/ESPI_CLK/EGPIO117 USB_SS_0TXP APU_USB_SSTX0+ [38]
SPI_CS# AT17 AF4 (Default)
SPI_CS1_L/EGPIO118 USB_SS_0TXN APU_USB_SSTX0- [38]

SPI
AW15 SPI_CS2_L/ESPI_CS_L/EGPIO119 (Default)
SPI_DATAIN AU14 Y3
SPI_DI/ESPI_DAT1/EGPIO120 USB_SS_0RXP APU_USB_SSRX0+ [38]
SPI_DATAOUT AU16 Y4
SPI_DO/ESPI_DAT0/EGPIO121 USB_SS_0RXN APU_USB_SSRX0- [38]
SPI_WP#_R AV16 LPC device Configured for
SPI_HOLD#_R SPI_WP_L/ESPI_DAT2/EGPIO122 REAR USB3.0 PULL LPC ROM

USB3.0
AV15 SPI_HOLD_L/ESPI_DAT3/EGPIO133 USB_SS_1TXP AB1 APU_USB_SSTX1+ [38] Boot Fail Timer External clock generator
AU17 SPI_TPM_CS_L/AGPIO76 USB_SS_1TXN AC1 APU_USB_SSTX1- [38] LOW Disabled ?????
USB_SS_1RXP AA2 APU_USB_SSRX1+ [38]
USB_SS_1RXN AA3 APU_USB_SSRX1- [38] (Default)
C
[19] PE16_GFX_CLKP PE16_GFX_CLKP AF6 C
PE16_GFX_CLKN GFX_CLKP
[19] PE16_GFX_CLKN AF7 GFX_CLKN USB_SS_2TXP AC3 APU_USB_SSTX2+ [39]
USB_SS_2TXN AC4 APU_USB_SSTX2- [39]
[19] PE8_GFX_CLK0P PE8_GFX_CLK0P AG5 3VSB CPU_1P8 3VSB
PE8_GFX_CLK0N GPP_CLK0P
[19] PE8_GFX_CLK0N AG6 GPP_CLK0N USB_SS_2RXP AD2 APU_USB_SSRX2+ [39]
USB_SS_2RXN AE2 APU_USB_SSRX2- [39]
[16] APU_CLKP APU_CLKP AH4 LAN+USB3.0
APU_CLKN GPP_CLK1P
[16] APU_CLKN AH5 GPP_CLK1N USB_SS_3TXP AG2 APU_USB_SSTX3+ [39]
AG3 R367 R315 R297
USB_SS_3TXN APU_USB_SSTX3- [39]
[24] CLK_M2_DP CLK_M2_DP AH7 10KR/4 10KR/4 10KR/4
GPP_CLK2P

CLOCK
[24] CLK_M2_DN CLK_M2_DN AH8 AE1
GPP_CLK2N USB_SS_3RXP APU_USB_SSRX3+ [39]
USB_SS_3RXN AF1 APU_USB_SSRX3- [39]
[24] CLK_U2_DP CLK_U2_DP AJ6 [6,41] AGPIO3 SPI_CLK_R [6,52,67,68] SYSREST#
CLK_U2_DN GPP_CLK3P Only Support Type0
[24] CLK_U2_DN AJ7 GPP_CLK3N
AJ4 USB_SS_ZVSS R275 1KR1%/4
USB_SS_ZVSS USB_SS_ZVDDP R273 1KR1%/4 R366 R306 R298
USB_SS_ZVDDP AK8 CPU_VDDP_S5
APU_48M_X1 AJ1 X_2K X_2K X_2K
X48M_X1 USB_ZVSS R305 11.8K1% VDDP_S5
USB_ZVSS AT11
(S5 Wake
AJ3 USB0_ZVSS R268 X_200R1% Implemented)
USB0_ZVSS USB1_ZVSS R274 X_200R1% or
USB1_ZVSS AN6
AK6 USB2_ZVSS R270 X_200R1% VDDP
APU_48M_X2 USB2_ZVSS USB3_ZVSS R272 X_200R1% (S5 Wake Not
AH1 X48M_X2 USB3_ZVSS AK5
Implemented)
Within 1000 mils from APU AGPIO3 SPI_CLK SYSREST#
AM4
PART 6 OF 9
PULL Use 48Mhz crystal clock
ZIF-SOCKET1331-HF Only Support Enhanced Normal reset
Type2/3 HIGH and generate both internal
B Reset logic and external clocks mode B

(Default) (Default) (Default)

Use 100Mhz PCIE clock as


PULL Traditional reference clock and generate short reset
LOW Reset logic internal clocks only mode

SPI ROM(1.8V) CPU_1P8 R526 X_10KR/4 SPI_HOLD#


Layout:Place x'tal within 1.5 inch of APU CPU_1P8 R505 X_10KR/4 SPI_WP#
R524 X_10KR/4 SPI_CS# PWR_SB_SW
APU_48M_X2 C449 C10u6.3X6
SPI1 C452 C0.1u16X4
RTCCLK
SPI_CS# R517 0R0402 CS# 1 8
SPI_DATAIN R492 0R0402 DATAIN CS VCC SPI_HOLD# R527 0R0402 SPI_HOLD#_R
2 DO(IO1) HOLD(IO3) 7
SPI_WP#_R R504 0R0402 SPI_WP# 3 6 SPI_CLK R378 PULL RTC Coin Battery
R261 1MR APU_48M_X1 WP(IO2) CLK DATAOUT R525 0R0402 SPI_DATAOUT
4 GND DI(IO0) 5 10KR/4 HIGH is on board
MX25U12873F
R262 AVL:M31-2512883-W03 [6] RTCCLK (Default)
0R0402 SPI CS# < 20pF CPU_1P8 CPU_1P8 SPI_CLK [40]
Y1
D0G-0402510-SI0
3 GND 4
2 GND 1 SPI_CS# [40] R373 PULL RTC Coin Battery
JSPI1 X_2K LOW is not on board
48MHZ12p_S-HF 1 2
A
SPI_DATAIN 3 4 SPI_DATAOUT SPI_DATAIN [40] A
SPI_CS# 5 6 SPI_CLK
C243 C251
X_ESD-SFI0402-050E100NP

7 8
C10P50N6 C10P50N6 SPI_SW_SEL 9 SPI_DATAOUT [40]
D29 SPI_WP#_R 11 12 SPI_HOLD#_R
1

H2X6[10]M-2PITCH_BLACK-RH-1
PLACE THESE COMPONENTS CLOSE TO U600, AND USE
GROUND GUARD FOR48M_X1 AND 48M_X2
D30
ESD-SFI0402 MICRO-START INT'L CO.,LTD.
Title
2

AM4 LPC/SPI/USB/CLK/STRAP
Size Document Number Rev
[40,68] ALL_PWR_MUX R539 0R0402 SPI_SW_SEL Custom MS-7A31..G 1.0
P.S Close to JSPI1
Date: Tuesday, December 13, 2016 Sheet 7 of 78
5 4 3 2 1
5 4 3 2 1

D
VCORE D
CPU1H VCCP_NB
POWER
M7 VDDCR_CPU_0 VDDCR_SOC_0 B5
N3 VDDCR_CPU_1 VDDCR_SOC_1 B8
N6 VDDCR_CPU_2 VDDCR_SOC_2 B11
P2 VDDCR_CPU_3 VDDCR_SOC_3 B14
R7 VDDCR_CPU_4 VDDCR_SOC_4 B17
T3 VDDCR_CPU_5 VDDCR_SOC_5 B20
T6 VDDCR_CPU_6 VDDCR_SOC_6 C4
T9 VDDCR_CPU_7 VDDCR_SOC_7 C7

TOP SIDE
U2 VDDCR_CPU_8 VDDCR_SOC_8 C10
U10 C13 CPU_1P8
VDDCR_CPU_9 VDDCR_SOC_9
V9 VDDCR_CPU_10 VDDCR_SOC_10 C16
V11 C19 VCORE
VDDCR_CPU_11 VDDCR_SOC_11 VCC3 CPU_VDDP_S5
W3 VDDCR_CPU_12 VDDCR_SOC_12 D3
W6 E2 VCC_DDR CPU1G CPU_VDDP C338 C22u6.3X6
VDDCR_CPU_13 VDDCR_SOC_13 C215 C22u6.3X6 C342 C22u6.3X6
W10 VDDCR_CPU_14 VDDCR_SOC_14 F7 POWER 8.5A
W12 F10 K36 AM18 C214 C22u6.3X6 C898 C10u6.3X6 C333 C10u6.3X6
VDDCR_CPU_15 VDDCR_SOC_15 VDDIO_MEM_S3_0 VDDP_0 C213 C22u6.3X6 C331 C0.22u6.3X4
Y2 VDDCR_CPU_16 VDDCR_SOC_16 F13 K39 VDDIO_MEM_S3_1 VDDP_1 AM19
Y9 F16 L32 AM20 C900 C0.22u6.3X4 C321 C0.22u6.3X4 C893 C0.22u6.3X4
VDDCR_CPU_17 VDDCR_SOC_17 VDDIO_MEM_S3_2 VDDP_2 C878 C10u6.3X6 C330 C0.22u6.3X4
Y11 VDDCR_CPU_18 VDDCR_SOC_18 G3 L35 VDDIO_MEM_S3_3 VDDP_3 AN18
Y13 G6 L38 AN19 C877 C10u6.3X6
VDDCR_CPU_19 VDDCR_SOC_19 VDDIO_MEM_S3_4 VDDP_4 C329 C0.1u16X4
AA7 VDDCR_CPU_20 VDDCR_SOC_20 G9 M29 VDDIO_MEM_S3_5 VDDP_5 AN20
AA10 G12 M31 AP18 C874 C0.22u6.3X4
VDDCR_CPU_21 VDDCR_SOC_21 VDDIO_MEM_S3_6 VDDP_6
AA12 VDDCR_CPU_22 VDDCR_SOC_22 G15 M34 VDDIO_MEM_S3_7 VDDP_7 AP19
AB3 G18 M37 AP20 C873 C1000p50X4 VCCP_NB_S5 CPU_1P8_S5
VDDCR_CPU_23 VDDCR_SOC_23 VDDIO_MEM_S3_8 VDDP_8 3VSB
AB6 VDDCR_CPU_24 VDDCR_SOC_24 H2 N28 VDDIO_MEM_S3_9
AB9 J7 N30 C896 C180P50N
VDDCR_CPU_25 VDDCR_SOC_25 VDDIO_MEM_S3_10 C869 C180P50N C301 C10u6.3X6 C901 C10u6.3X6
AB11 VDDCR_CPU_26 VDDCR_SOC_26 J10 N33 VDDIO_MEM_S3_11 VDDIO_AUDIO AM15 VDDIO_AUDIO
AB13 J12 N36 C317 C0.22u6.3X4 0.25A C895 C180P50N C899 C10u6.3X6
C VDDCR_CPU_27 VDDCR_SOC_27 VDDIO_MEM_S3_12 C320 C10u6.3X6 C299 C0.22u6.3X4 C892 C0.22u6.3X4 C
AC2 VDDCR_CPU_28 VDDCR_SOC_28 J14 N39 VDDIO_MEM_S3_13
AC10 J16 P27 AJ20 CPU_1P8 C315 C0.22u6.3X4
VDDCR_CPU_29 VDDCR_SOC_29 VDDIO_MEM_S3_14 VDD_18_0
AC12 VDDCR_CPU_30 VDDCR_SOC_30 K3 P29 VDDIO_MEM_S3_15 VDD_18_1 AK20 2A
AD7 VDDCR_CPU_31 VDDCR_SOC_31 K6 P32 VDDIO_MEM_S3_16

BOTTOM SIDE TOP CAVITY


AD9 VDDCR_CPU_32 VDDCR_SOC_32 K9 P35 VDDIO_MEM_S3_17 VDD_33_0 AJ21 VCC3
AD11 VDDCR_CPU_33 VDDCR_SOC_33 K11 P38 VDDIO_MEM_S3_18 VDD_33_1 AK21 0.25A
AD13 VDDCR_CPU_34 VDDCR_SOC_34 K13 R28 VDDIO_MEM_S3_19
AE3 K15 R31 VCORE VCCP_NB VCC_DDR VCORE
VDDCR_CPU_35 VDDCR_SOC_35 VDDIO_MEM_S3_20
AE6 VDDCR_CPU_36 VDDCR_SOC_36 L2 R34 VDDIO_MEM_S3_21
AE10 VDDCR_CPU_37 VDDCR_SOC_37 L10 R37 VDDIO_MEM_S3_22 VDDP_S5_0 AJ16 CPU_VDDP_S5
AE12 L12 T27 AJ17 1A C865 C22u6.3X6 C826 C22u6.3X6 C860 C22u6.3X6
VDDCR_CPU_38 VDDCR_SOC_38 VDDIO_MEM_S3_23 VDDP_S5_1 C876 C22u6.3X6 C823 C22u6.3X6 C852 C22u6.3X6
AF2 VDDCR_CPU_39 VDDCR_SOC_39 L14 T29 VDDIO_MEM_S3_24
AF9 L16 T33 C867 C22u6.3X6 C821 C22u6.3X6 C853 C22u6.3X6 C230 C22u6.3X6
VDDCR_CPU_40 VDDCR_SOC_40 VDDIO_MEM_S3_25 C868 C22u6.3X6 C859 C22u6.3X6 C231 C22u6.3X6
AF11 VDDCR_CPU_41 VDDCR_SOC_41 L18 T36 VDDIO_MEM_S3_26 VDD_18_S5_0 AJ15 CPU_1P8_S5
AF13 L20 T39 AK15 0.5A C884 C22u6.3X6 C212 C22u6.3X6
VDDCR_CPU_42 VDDCR_SOC_42 VDDIO_MEM_S3_27 VDD_18_S5_1
AG7 VDDCR_CPU_43 VDDCR_SOC_43 L22 U28 VDDIO_MEM_S3_28
AG10 L24 U30 C844 C22u6.3X6 C827 C22u6.3X6 C810 C2.2u6.3X4
VDDCR_CPU_44 VDDCR_SOC_44 VDDIO_MEM_S3_29 C843 C22u6.3X6 C828 C22u6.3X6 C816 C2.2u6.3X4
AG12 VDDCR_CPU_45 VDDCR_SOC_45 L26 U32 VDDIO_MEM_S3_30 VDD_33_S5_0 AJ19 3VSB
AG14 M9 U35 AK19 0.25A C883 C22u6.3X6 C830 C22u6.3X6 C858 C2.2u6.3X4 C228 C22u6.3X6
VDDCR_CPU_46 VDDCR_SOC_46 VDDIO_MEM_S3_31 VDD_33_S5_1 C881 C22u6.3X6 C840 C2.2u6.3X4 C229 C22u6.3X6
AG16 VDDCR_CPU_47 VDDCR_SOC_47 M11 U38 VDDIO_MEM_S3_32
AG18 M13 V27 C882 C22u6.3X6 C232 C22u6.3X6
VDDCR_CPU_48 VDDCR_SOC_48 VDDIO_MEM_S3_33 C855 C2.2u6.3X4 C233 C22u6.3X6
AG20 VDDCR_CPU_49 VDDCR_SOC_49 M15 V29 VDDIO_MEM_S3_34 VDDBT_RTC_G AL15 VDDBT_RTC_G
AG22 M17 V31 C722 C1u6.3X4 4.5uA C864 C22u6.3X6 C824 C22u6.3X6 C870 C2.2u6.3X4
VDDCR_CPU_50 VDDCR_SOC_50 VDDIO_MEM_S3_35 C719 C0.22u6.3X4 C848 C22u6.3X6 C825 C22u6.3X6 C851 C2.2u6.3X4
AG24 VDDCR_CPU_51 VDDCR_SOC_51 M19 V34 VDDIO_MEM_S3_36
AG26 M21 V37 AM12 C880 C22u6.3X6 C835 C22u6.3X6 C790 C2.2u6.3X4
VDDCR_CPU_52 VDDCR_SOC_52 VDDIO_MEM_S3_37 RSVD_0 C847 C22u6.3X6 C815 C22u6.3X6 C838 C2.2u6.3X4
AH3 VDDCR_CPU_53 VDDCR_SOC_53 M23 W28 VDDIO_MEM_S3_38 RSVD_1 AT25
AH6 M25 W33 AR15 C866 C22u6.3X6
VDDCR_CPU_54 VDDCR_SOC_54 VDDIO_MEM_S3_39 RSVD_2 C831 C2.2u6.3X4
AH9 VDDCR_CPU_55 VDDCR_SOC_55 N10 W34 VDDIO_MEM_S3_40 RSVD_3 AP15
AH11 N12 W36 AN12 C845 C22u6.3X6 C811 C2.2u6.3X4 C871 C2.2u6.3X4
VDDCR_CPU_56 VDDCR_SOC_56 VDDIO_MEM_S3_41 RSVD_4 C862 C22u6.3X6 C796 C2.2u6.3X4 C240 C2.2u6.3X4
AH13 VDDCR_CPU_57 VDDCR_SOC_57 N14 W39 VDDIO_MEM_S3_42 RSVD_5 AN15
AH15 N16 Y27 AT30 C846 C22u6.3X6 C818 C2.2u6.3X4 C875 C2.2u6.3X4 VCCP_NB
B VDDCR_CPU_58 VDDCR_SOC_58 VDDIO_MEM_S3_43 RSVD_6 C863 C22u6.3X6 C805 C2.2u6.3X4 C812 C2.2u6.3X4 B
AH17 VDDCR_CPU_59 VDDCR_SOC_59 N18 Y29 VDDIO_MEM_S3_44 RSVD_7 AW24
AH19 N20 Y31 AR24 C849 C22u6.3X6 C793 C2.2u6.3X4
VDDCR_CPU_60 VDDCR_SOC_60 VDDIO_MEM_S3_45 RSVD_8 C199 C22u6.3X6
AH21 VDDCR_CPU_61 VDDCR_SOC_61 N22 Y32 VDDIO_MEM_S3_46 RSVD_9 A5
AH23 VDDCR_CPU_62 VDDCR_SOC_62 N24 Y35 VDDIO_MEM_S3_47 RSVD_10 AD3
AH25 N26 Y38 AB2 C814 C2.2u6.3X4 C829 C0.22u6.3X4 C200 C22u6.3X6
VDDCR_CPU_63 VDDCR_SOC_63 VDDIO_MEM_S3_48 RSVD_11 C837 C2.2u6.3X4 C832 C2.2u6.3X4 C854 C0.22u6.3X4 C201 C22u6.3X6
AH27 VDDCR_CPU_64 VDDCR_SOC_64 P9 AA28 VDDIO_MEM_S3_49 RSVD_12 AH2
AJ2 P11 AA34 AL16 C856 C2.2u6.3X4 C809 C2.2u6.3X4 C817 C0.22u6.3X4 C203 C22u6.3X6
VDDCR_CPU_65 VDDCR_SOC_65 VDDIO_MEM_S3_50 RSVD_13 C872 C2.2u6.3X4 C806 C2.2u6.3X4 C819 C0.22u6.3X4 C80 C22u6.3X6
AJ10 VDDCR_CPU_66 VDDCR_SOC_66 P13 AA37 VDDIO_MEM_S3_51 RSVD_14 AL17
AJ12 R10 AB27 AL18 C894 C2.2u6.3X4 C822 C0.22u6.3X4
VDDCR_CPU_67 VDDCR_SOC_67 VDDIO_MEM_S3_52 RSVD_15 C808 C2.2u6.3X4
AJ14 VDDCR_CPU_68 VDDCR_SOC_68 R12 AB29 VDDIO_MEM_S3_53 RSVD_16 AL19
AJ22 T11 AB31 AL20 C792 C2.2u6.3X4
VDDCR_CPU_69 VDDCR_SOC_69 VDDIO_MEM_S3_54 RSVD_17 C889 C2.2u6.3X4 C804 C2.2u6.3X4 C834 C0.22u6.3X4
AJ24 VDDCR_CPU_70 VDDCR_SOC_70 T13 AB32 VDDIO_MEM_S3_55 RSVD_18 AL21
AK7 U12 AB33 AM16 C891 C2.2u6.3X4 C794 C2.2u6.3X4 C836 C0.22u6.3X4
VDDCR_CPU_71 VDDCR_SOC_71 VDDIO_MEM_S3_56 RSVD_19 C885 C2.2u6.3X4 C887 C0.22u6.3X4 C679 C22u6.3X6
AK9 VDDCR_CPU_72 VDDCR_SOC_72 V13 AB36 VDDIO_MEM_S3_57 RSVD_20 AM17
AK11 AB39 AM21 C799 C0.22u6.3X4 C202 C22u6.3X6
VDDCR_CPU_73 VDDIO_MEM_S3_58 RSVD_21 C82 C22u6.3X6
AK13 VDDCR_CPU_74 AC28 VDDIO_MEM_S3_59 RSVD_22 AN16
AL3 AC30 AN17 C788 C0.22u6.3X4 C888 C180P50N
VDDCR_CPU_75 VDDIO_MEM_S3_60 RSVD_23 C833 C180P50N C803 C0.22u6.3X4 C886 C180P50N
AL6 VDDCR_CPU_76 AC32 VDDIO_MEM_S3_61 RSVD_24 AN21
AL10 AC35 AP16 C842 C180P50N C807 C0.22u6.3X4
VDDCR_CPU_77 VDDIO_MEM_S3_62 RSVD_25 C798 C0.22u6.3X4 VCC_DDR
AL12 VDDCR_CPU_78 AC38 VDDIO_MEM_S3_63 RSVD_26 AP17
AL14 AJ18 VCCP_NB_S5 AD27 AP21 C861 C0.22u6.3X4 C800 C0.22u6.3X4
VDDCR_CPU_79 VDDCR_SOC_S5_0 VDDIO_MEM_S3_64 RSVD_27 C879 C0.22u6.3X4 C205 C22u6.3X6
AM2 VDDCR_CPU_80 VDDCR_SOC_S5_1 AK18 AD29 VDDIO_MEM_S3_65 RSVD_28 AR16
AM8 AD31 AR18 C890 C0.22u6.3X4 C795 C0.22u6.3X4
VDDCR_CPU_81 VDDIO_MEM_S3_66 RSVD_29 C789 C0.22u6.3X4 C222 C22u6.3X6
AN7 VDDCR_CPU_82 AD34 VDDIO_MEM_S3_67 RSVD_30 AR19
AN10 AD37 AR20 C897 C0.22u6.3X4 C802 C0.22u6.3X4
VDDCR_CPU_83 VDDIO_MEM_S3_68 RSVD_31 C904 C0.22u6.3X4 C813 C0.22u6.3X4
AN13 VDDCR_CPU_84 AE28 VDDIO_MEM_S3_69 RSVD_32 AR21
AP3 AE30 AT19 C850 C0.22u6.3X4 C820 C0.22u6.3X4 C219 C22u6.3X6
VDDCR_CPU_85 VDDIO_MEM_S3_70 RSVD_33 C839 C0.22u6.3X4 C208 C22u6.3X6
AP9 VDDCR_CPU_86 AE33 VDDIO_MEM_S3_71 RSVD_34 D28
AP12 AE36 E19 C857 C0.22u6.3X4 C791 C180P50N C210 C22u6.3X6
VDDCR_CPU_87 VDDIO_MEM_S3_72 RSVD_35 C841 C0.22u6.3X4 C797 C180P50N C235 C22u6.3X6
AR2 VDDCR_CPU_88 AE39 VDDIO_MEM_S3_73 RSVD_36 E22
A AT4 AF27 E25 C801 C180P50N A
VDDCR_CPU_89 VDDIO_MEM_S3_74 RSVD_37 C284 C2.2u6.3X4
AU3 VDDCR_CPU_90 AF29 VDDIO_MEM_S3_75 RSVD_38 G17
AU6 AF32 J36 C241 C2.2u6.3X4
VDDCR_CPU_91 VDDIO_MEM_S3_76 RSVD_39
AU9 VDDCR_CPU_92 AF35 VDDIO_MEM_S3_77 RSVD_40 J38
AU12 VDDCR_CPU_93 AF38 VDDIO_MEM_S3_78 RSVD_41 K34
AU15 VDDCR_CPU_94 AG33 VDDIO_MEM_S3_79 RSVD_42 K38
AV5 VDDCR_CPU_95 AG34 VDDIO_MEM_S3_80 RSVD_43 R35
AV8
AV11
VDDCR_CPU_96 AG35
AG37
VDDIO_MEM_S3_81 RSVD_44 AB37
AH35
MICRO-START INT'L CO.,LTD.
VDDCR_CPU_97 VDDIO_MEM_S3_82 RSVD_45 Title
AV14 VDDCR_CPU_98 AH39 VDDIO_MEM_S3_83 RSVD_46 AK34
AM4 AM4 AM4 Power/RTC Power
PART 8 OF 9 PART 7 OF 9 Size Document Number Rev
Custom MS-7A31..G 1.0
ZIF-SOCKET1331-HF ZIF-SOCKET1331-HF
Date: Tuesday, December 13, 2016 Sheet 8 of 78
5 4 3 2 1
A
B
C
D

D6

F34
F31
F28
F25
F22
F19
F17
F4
F1
E38
E35
E32
E29
E27
E26
E23
E21
E20
E17
E14
E11
E8
E5
E4
D39
D36
D35
D34
D33
D32
D31
D30
D29
D27
D25
D24
D23
D22
D21
D19
D18
D15
D12
D9
C37
C34
C31
C28
C25
C22
C1
B35
B32
B29
B26
B23
B19
A36
A33
A30
A27
A24
A21
A18
A15
A12
A9
A6
A3
AJ11
L29
J15

5
5

CPU1I

VSS_9
VSS_8
VSS_7
VSS_6
VSS_5
VSS_4
VSS_3
VSS_2
VSS_1
VSS_0

VSS_72
VSS_71
VSS_70
VSS_69
VSS_68
VSS_67
VSS_66
VSS_65
VSS_64
VSS_63
VSS_62
VSS_61
VSS_60
VSS_59
VSS_58
VSS_57
VSS_56
VSS_55
VSS_54
VSS_53
VSS_52
VSS_51
VSS_50
VSS_49
VSS_48
VSS_47
VSS_46
VSS_45
VSS_44
VSS_43
VSS_42
VSS_41
VSS_40
VSS_39
VSS_38
VSS_37
VSS_36
VSS_35
VSS_34
VSS_33
VSS_32
VSS_31
VSS_30
VSS_29
VSS_28
VSS_27
VSS_26
VSS_25
VSS_24
VSS_23
VSS_22
VSS_21
VSS_20
VSS_19
VSS_18
VSS_17
VSS_16
VSS_15
VSS_14
VSS_13
VSS_12
VSS_11
VSS_10
F35 VSS_73 MEC6 MEC6
F37 VSS_74 MEC5 MEC5
G7 VSS_75 MEC4 MEC4
G21 VSS_76 MEC3 MEC3
G24 VSS_77 MEC2 MEC2
G27 VSS_78 MEC1 MEC1
G30 VSS_79
G33 VSS_80 VSS_398 AN1
G35 VSS_81 VSS_397 AN4
G36 VSS_82 VSS_396 AN22
G39 VSS_83 VSS_395 AN25
H4 VSS_84 VSS_394 AN28
H5 VSS_85 VSS_393 AN31
H8 VSS_86 VSS_392 AN34
H11 VSS_87 VSS_391 AN35
H14 VSS_88 VSS_390 AN37
H17 VSS_89 VSS_389 AP6
H20 VSS_90 VSS_388 AP24
H23 VSS_91 VSS_387 AP27
H26 VSS_92 VSS_386 AP30
H29 VSS_93 VSS_385 AP33
H32 VSS_94 VSS_384 AP35
H35 VSS_95 VSS_383 AP36
H38 VSS_96 VSS_382 AP39
J1 VSS_97 VSS_381 AR5
[71] CPU_IN#

J4 VSS_98 VSS_380 AR8


J8 VSS_99 VSS_379 AR11
J9 VSS_100 VSS_378 AR14
J11 VSS_101 VSS_377 AR17
J13 VSS_102 VSS_376 AR23
J17 VSS_103 VSS_375 AR26
R1445
R1444

J19 VSS_104 VSS_374 AR27


J22 VSS_105 VSS_373 AR29
J25 VSS_106 VSS_372 AR30

4
4

J28 VSS_107 VSS_371 AR32


J31 VSS_108 VSS_370 AR34
0R/4

J34 VSS_109 VSS_369 AR35


X_0R/4

J35 VSS_110 VSS_368 AR38


J37 VSS_111 VSS_367 AT1
K10 VSS_112 VSS_366 AT7
K12 VSS_113 VSS_365 AT10
K18 VSS_114 VSS_364 AT13
K20 VSS_115 VSS_363 AT16
K21 VSS_116 VSS_362 AT22
K22 VSS_117 VSS_361 AT26
K23 VSS_118 VSS_360 AT27
K26 VSS_119 VSS_359 AT28
K27 VSS_120 VSS_358 AT29
K28 VSS_121 VSS_357 AT31
K29 VSS_122 VSS_356 AT32
K30 VSS_123 VSS_355 AT33
K33 VSS_124 VSS_354 AT34
L4 VSS_125 VSS_353 AT37
L5 VSS_126 VSS_352 AU18
L8 VSS_127 VSS_351 AU21
L9 VSS_128 VSS_350 AU24
L11 VSS_129 VSS_349 AU26
L13 VSS_130 VSS_348 AU27
L15 VSS_131 VSS_347 AU30
L17 VSS_132 VSS_346 AU33
L19 VSS_133 VSS_345 AU36
L21 VSS_134 VSS_344 AU39
L25 VSS_135 VSS_343 AV2
L27 VSS_136 VSS_342 AV17
L28 VSS_137 VSS_341 AV20
L30 AV23
AM4

VSS_138 VSS_340
L31 VSS_139 VSS_339 AV26
M1 VSS_140 VSS_338 AV29
PART 9 OF 9

M4 VSS_141 VSS_337 AV32


M8 AV35

3
3

VSS_142 VSS_336
M10 VSS_143 VSS_335 AV38
M12 VSS_144 VSS_334 AW4
M14 AW7
GND

VSS_145 VSS_333
M16 VSS_146 VSS_332 AW10
M18 VSS_147 VSS_331 AW13
M20 VSS_148 VSS_330 AW16
M24 VSS_149 VSS_329 AW19
M26 VSS_150 VSS_328 AW22
M27 VSS_151 VSS_327 AW25
M28 VSS_152 VSS_326 AW28
N9 VSS_153 VSS_325 AW31
N11 VSS_154 VSS_324 AW34
N13 VSS_155 VSS_323 AW37
N15 VSS_156 VSS_322 AF28
N17 VSS_157 VSS_321 AF30
N19 VSS_158 VSS_320 AG1
N21 VSS_159 VSS_319 AG4
N23 VSS_160 VSS_318 AG8
N25 VSS_161 VSS_317 AG9
N27 VSS_162 VSS_316 AG11
N29 VSS_163 VSS_315 AG13
P4 VSS_164 VSS_314 AG15
P5 VSS_165 VSS_313 AG17
P8 VSS_166 VSS_312 AG19
P10 VSS_167 VSS_311 AG21
P12 VSS_168 VSS_310 AG23
R1 VSS_169 VSS_309 AG25
R4 VSS_170 VSS_308 AG27
R8 VSS_171 VSS_307 AG28
R9 VSS_172 VSS_306 AG29
R11 VSS_173 VSS_305 AG30
R13 VSS_174 VSS_304 AG31
R27 VSS_175 VSS_303 AG32
R29 VSS_176 VSS_302 AH10
2 T10 VSS_177 VSS_301 AH12
2

T12 VSS_178 VSS_300 AH14


T28 VSS_179 VSS_299 AH16
T30 VSS_180 VSS_298 AH18
U4 VSS_181 VSS_297 AH20
U5 VSS_182 VSS_296 AH22
U8 VSS_183 VSS_295 AH24
U9 VSS_184 VSS_294 AH26
U11 VSS_185 VSS_293 AH28
U13 VSS_186 VSS_292 AH29
U27 VSS_187 VSS_291 AH30
U29 VSS_188 VSS_290 AH33
U31 VSS_189 VSS_289 AJ5
V1 VSS_190 VSS_288 AJ8
V4 VSS_191 VSS_287 AJ9
V7 VSS_192 VSS_286 AJ13
V10 VSS_193 VSS_285 AJ23
V12 VSS_194 VSS_284 AJ25
V28 VSS_195 VSS_283 AJ26
V30 VSS_196 VSS_282 AJ27
Title

Size

Date:

W9 VSS_197 VSS_281 AJ28


W11 VSS_198 VSS_280 AJ29
Custom

W13 VSS_199 VSS_279 AJ32


W27 VSS_200 VSS_278 AJ35
W29 VSS_201 VSS_277 AJ36
W31 VSS_202 VSS_276 AJ38
AM4 GND
Document Number
VSS_203
VSS_204
VSS_205
VSS_206
VSS_207
VSS_208
VSS_209
VSS_210
VSS_211
VSS_212
VSS_213
VSS_214
VSS_215
VSS_216
VSS_217
VSS_218
VSS_219
VSS_220
VSS_221
VSS_222
VSS_223
VSS_224
VSS_225
VSS_226
VSS_227
VSS_228
VSS_229
VSS_230
VSS_231
VSS_232
VSS_233
VSS_234
VSS_235
VSS_236
VSS_237
VSS_238
VSS_239
VSS_240
VSS_241
VSS_242
VSS_243
VSS_244
VSS_245
VSS_246
VSS_247
VSS_248
VSS_249
VSS_250
VSS_251
VSS_252
VSS_253
VSS_254
VSS_255
VSS_256
VSS_257
VSS_258
VSS_259
VSS_260
VSS_261
VSS_262
VSS_263
VSS_264
VSS_265
VSS_266
VSS_267
VSS_268
VSS_269
VSS_270
VSS_271
VSS_272
VSS_273
VSS_274
VSS_275

Y5
Y8

MS-7A31..G
Y10
Y12
Y28
Y30
AL9

AF5
AF8

AA1
AA4
AA6
AA9
AB7
AE7
AE9
AK4
AK1

AC5
AC8
AC9
AD1
AD4
AM5
AL39
AL36
AL35
AL33
AL30
AL27
AL24
AL11

AF10
AF12

AA11
AA13
AA27
AA29
AA31
AB10
AB12
AB28
AB30
AE11
AE13
AE27
AE29
AE31
AK37
AK35
AK31
AK28
AK25
AK22
AK14
AK12
AK10

AC11
AC13
AC27
AC29
AC31
AD10
AD12
AD28
AD30
AM38
AM35
AM32
AM29
AM26
AM14
AM11

ZIF-SOCKET1331-HF

Tuesday, December 13, 2016


1
1

Sheet
9
of
78
1.0
Rev
MICRO-START INT'L CO.,LTD.
A
B
C
D
5 4 3 2 1

A1 A0 B1 B0 DIMMA1A DIMMA2A
MA_DATA[63..0] [3] MA_DATA[63..0] [3]
51 280 MA_DATA63 51 280 MA_DATA63
DQS17P DQ-63 MA_DATA62 DQS17P DQ-63 MA_DATA62
52 DQS17N DQ-62 135 52 DQS17N DQ-62 135
273 MA_DATA61 273 MA_DATA61
MA_DM7 DQ-61 MA_DATA60 MA_DM7 DQ-61 MA_DATA60
[3] MA_DM7 132 DQS16P DQ-60 128 132 DQS16P DQ-60 128
133 282 MA_DATA59 56~63 133 282 MA_DATA59 56~63
DQS16N DQ-59 MA_DATA58 DQS16N DQ-59 MA_DATA58
DQ-58 137 DQ-58 137
MA_DM6 121 275 MA_DATA57 MA_DM6 121 275 MA_DATA57
[3] MA_DM6 DQS15P DQ-57 DQS15P DQ-57
122 130 MA_DATA56 122 130 MA_DATA56
DQS15N DQ-56 MA_DATA55 DQS15N DQ-56 MA_DATA55
DQ-55 269 DQ-55 269
MA_DM5 110 124 MA_DATA54 MA_DM5 110 124 MA_DATA54
[3] MA_DM5 DQS14P DQ-54 DQS14P DQ-54
111 262 MA_DATA53 111 262 MA_DATA53
DQS14N DQ-53 MA_DATA52 DQS14N DQ-53 MA_DATA52
D
DQ-52 117 DQ-52 117 D
MA_DM4 99 271 MA_DATA51 48~55 MA_DM4 99 271 MA_DATA51 48~55
[3] MA_DM4 DQS13P DQ-51 DQS13P DQ-51
100 126 MA_DATA50 100 126 MA_DATA50
DQS13N DQ-50 MA_DATA49 DQS13N DQ-50 MA_DATA49
DQ-49 264 DQ-49 264
MA_DM3 40 119 MA_DATA48 MA_DM3 40 119 MA_DATA48
[3] MA_DM3 DQS12P DQ-48 DQS12P DQ-48
41 258 MA_DATA47 41 258 MA_DATA47
DQS12N DQ-47 MA_DATA46 DQS12N DQ-47 MA_DATA46
DQ-46 113 DQ-46 113
MA_DM2 29 251 MA_DATA45 MA_DM2 29 251 MA_DATA45
[3] MA_DM2 DQS11P DQ-45 40~47 DQS11P DQ-45 40~47
30 106 MA_DATA44 30 106 MA_DATA44
DQS11N DQ-44 MA_DATA43 DQS11N DQ-44 MA_DATA43
DQ-43 260 DQ-43 260
MA_DM1 18 115 MA_DATA42 MA_DM1 18 115 MA_DATA42
[3] MA_DM1 DQS10P DQ-42 DQS10P DQ-42
19 253 MA_DATA41 19 253 MA_DATA41
DQS10N DQ-41 MA_DATA40 DQS10N DQ-41 MA_DATA40
DQ-40 108 DQ-40 108
MA_DM0 7 247 MA_DATA39 MA_DM0 7 247 MA_DATA39
[3] MA_DM0 DQS9P DQ-39 DQS9P DQ-39
8 102 MA_DATA38 8 102 MA_DATA38
DQS9N DQ-38 MA_DATA37 DQS9N DQ-38 MA_DATA37
DQ-37 240 DQ-37 240
197 95 MA_DATA36 32~39 197 95 MA_DATA36 32~39
DQS8P DQ-36 MA_DATA35 DQS8P DQ-36 MA_DATA35
196 DQS8N DQ-35 249 196 DQS8N DQ-35 249
104 MA_DATA34 104 MA_DATA34
MA_DQS_H7 DQ-34 MA_DATA33 MA_DQS_H7 DQ-34 MA_DATA33
[3] MA_DQS_H7 278 DQS7P DQ-33 242 278 DQS7P DQ-33 242
MA_DQS_L7 277 97 MA_DATA32 MA_DQS_L7 277 97 MA_DATA32
[3] MA_DQS_L7 DQS7N DQ-32 DQS7N DQ-32
188 MA_DATA31 188 MA_DATA31
MA_DQS_H6 DQ-31 MA_DATA30 MA_DQS_H6 DQ-31 MA_DATA30
[3] MA_DQS_H6 267 DQS6P DQ-30 43 267 DQS6P DQ-30 43
MA_DQS_L6 266 181 MA_DATA29 MA_DQS_L6 266 181 MA_DATA29
[3] MA_DQS_L6 DQS6N DQ-29 DQS6N DQ-29
36 MA_DATA28 36 MA_DATA28
MA_DQS_H5 DQ-28 MA_DATA27 24~31 MA_DQS_H5 DQ-28 MA_DATA27 24~31
[3] MA_DQS_H5 256 DQS5P DQ-27 190 256 DQS5P DQ-27 190
MA_DQS_L5 255 45 MA_DATA26 MA_DQS_L5 255 45 MA_DATA26
[3] MA_DQS_L5 DQS5N DQ-26 DQS5N DQ-26
183 MA_DATA25 183 MA_DATA25
MA_DQS_H4 DQ-25 MA_DATA24 MA_DQS_H4 DQ-25 MA_DATA24
[3] MA_DQS_H4 245 DQS4P DQ-24 38 245 DQS4P DQ-24 38
MA_DQS_L4 244 177 MA_DATA23 MA_DQS_L4 244 177 MA_DATA23
[3] MA_DQS_L4 DQS4N DQ-23 DQS4N DQ-23
32 MA_DATA22 32 MA_DATA22
C MA_DQS_H3 DQ-22 MA_DATA21 MA_DQS_H3 DQ-22 MA_DATA21 C
[3] MA_DQS_H3 186 DQS3P DQ-21 170 186 DQS3P DQ-21 170
MA_DQS_L3 185 25 MA_DATA20 MA_DQS_L3 185 25 MA_DATA20
[3] MA_DQS_L3 DQS3N DQ-20 16~23 DQS3N DQ-20 16~23
179 MA_DATA19 179 MA_DATA19
MA_DQS_H2 DQ-19 MA_DATA18 MA_DQS_H2 DQ-19 MA_DATA18
[3] MA_DQS_H2 175 DQS2P DQ-18 34 175 DQS2P DQ-18 34
MA_DQS_L2 174 172 MA_DATA17 MA_DQS_L2 174 172 MA_DATA17
[3] MA_DQS_L2 DQS2N DQ-17 DQS2N DQ-17
27 MA_DATA16 27 MA_DATA16
MA_DQS_H1 DQ-16 MA_DATA15 MA_DQS_H1 DQ-16 MA_DATA15
[3] MA_DQS_H1 164 DQS1P DQ-15 166 164 DQS1P DQ-15 166
MA_DQS_L1 163 21 MA_DATA14 MA_DQS_L1 163 21 MA_DATA14
[3] MA_DQS_L1 DQS1N DQ-14 DQS1N DQ-14
159 MA_DATA13 159 MA_DATA13
MA_DQS_H0 DQ-13 MA_DATA12 MA_DQS_H0 DQ-13 MA_DATA12
[3] MA_DQS_H0 153 DQS0P DQ-12 14 153 DQS0P DQ-12 14
MA_DQS_L0 152 168 MA_DATA11 8~15 MA_DQS_L0 152 168 MA_DATA11 8~15
[3] MA_DQS_L0 DQS0N DQ-11 DQS0N DQ-11
23 MA_DATA10 23 MA_DATA10
DQ-10 MA_DATA9 DQ-10 MA_DATA9
DQ-9 161 DQ-9 161
MA_CLK_H1 218 16 MA_DATA8 MA_CLK_H3 218 16 MA_DATA8
[3] MA_CLK_H1 CK1P DQ-8 [3] MA_CLK_H3 CK1P DQ-8
MA_CLK_L1 219 155 MA_DATA7 MA_CLK_L3 219 155 MA_DATA7
[3] MA_CLK_L1 CK1N DQ-7 [3] MA_CLK_L3 CK1N DQ-7
10 MA_DATA6 10 MA_DATA6
MA_CLK_H0 DQ-6 MA_DATA5 MA_CLK_H2 DQ-6 MA_DATA5
[3] MA_CLK_H0 74 CK0P DQ-5 148 [3] MA_CLK_H2 74 CK0P DQ-5 148
MA_CLK_L0 75 3 MA_DATA4 MA_CLK_L2 75 3 MA_DATA4
[3] MA_CLK_L0 CK0N DQ-4 0~7 [3] MA_CLK_L2 CK0N DQ-4 0~7
157 MA_DATA3 157 MA_DATA3
DQ-3 MA_DATA2 DQ-3 MA_DATA2
DQ-2 12 DQ-2 12
150 MA_DATA1 150 MA_DATA1
DQ-1 MA_DATA0 DQ-1 MA_DATA0
DQ-0 5 DQ-0 5

235 C2 235 C2
237 207 MA_BG1 237 207 MA_BG1
S3_N_C1 BG-1 MA_BG1 [3] S3_N_C1 BG-1
93 63 MA_BG0 93 63 MA_BG0
S2_N_C0 BG-0 MA_BG0 [3] S2_N_C0 BG-0
MA0_CS_L1 89 224 MA_BANK1 MA1_CS_L1 89 224 MA_BANK1
[3] MA0_CS_L1 S1_N BA-1 MA_BANK1 [3] [3] MA1_CS_L1 S1_N BA-1
MA0_CS_L0 84 81 MA_BANK0 MA1_CS_L0 84 81 MA_BANK0
[3] MA0_CS_L0 S0_N BA-0 MA_BANK0 [3] [3] MA1_CS_L0 S0_N BA-0
MA0_CKE1 203 MA1_CKE1 203
B [3] MA0_CKE1 CKE1 [3] MA1_CKE1 CKE1 B
MA0_CKE0 60 234 MA_ADD_17 MA1_CKE0 60 234 MA_ADD_17
[3] MA0_CKE0 CKE0 A17 MA_ADD_17 [3] [3] MA1_CKE0 CKE0 A17
82 MA_RAS_L 82 MA_RAS_L
A16_RAS_N MA_RAS_L [3] A16_RAS_N
MA0_ODT1 91 86 MA_CAS_L MA1_ODT1 91 86 MA_CAS_L
[3] MA0_ODT1 ODT-1 A15_CAS_N MA_CAS_L [3] MA_ADD[13..0] [3] [3] MA1_ODT1 ODT-1 A15_CAS_N
MA0_ODT0 87 228 MA_WE_L MA1_ODT0 87 228 MA_WE_L
[3] MA0_ODT0 ODT-0 A14_WE_N MA_WE_L [3] [3] MA1_ODT0 ODT-0 A14_WE_N
232 MA_ADD13 232 MA_ADD13
A13 MA_ADD12 A13 MA_ADD12
199 CB-7 A12 65 199 CB-7 A12 65
54 210 MA_ADD11 54 210 MA_ADD11
CB-6 A11 MA_ADD10 CB-6 A11 MA_ADD10
192 CB-5 A10 225 192 CB-5 A10 225
47 66 MA_ADD9 47 66 MA_ADD9
CB-4 A9 MA_ADD8 CB-4 A9 MA_ADD8
201 CB-3 A8 68 201 CB-3 A8 68
56 211 MA_ADD7 56 211 MA_ADD7
CB-2 A7 MA_ADD6 CB-2 A7 MA_ADD6
194 CB-1 A6 69 194 CB-1 A6 69
49 213 MA_ADD5 49 213 MA_ADD5
CB-0 A5 MA_ADD4 CB-0 A5 MA_ADD4
A4 214 A4 214
71 MA_ADD3 VCC_DDR 71 MA_ADD3
MA_RESET_L A3 MA_ADD2 MA_RESET_L A3 MA_ADD2
[3] MA_RESET_L 58 RESET_N A2 216 58 RESET_N A2 216
72 MA_ADD1 72 MA_ADD1
MA_EVENT_L A1 MA_ADD0 R263 1KR/4 MA_EVENT_L A1 MA_ADD0
[3] MA_EVENT_L 78 EVENT_N A0 79 78 EVENT_N A0 79

MA_ALERT_L 208 MA_ALERT_L 208


[3] MA_ALERT_L ALERT_N ALERT_N
MA_ACT_L 62 MA_ACT_L 62
[3] MA_ACT_L ACT_N ACT_N
141 SMB_CLK_DIMM 141 SMB_CLK_DIMM
MA_PAROUT SCL SMB_DATA_DIMM MA_PAROUT SCL SMB_DATA_DIMM
[3] MA_PAROUT 222 PAR SDA 285 222 PAR SDA 285

230 230 VCC3_SPD


SAVE_N_NC SAVE_N_NC
SA-2 238 SA-2 238
140 140 R473 1KR/4
SA-1 SA-1
144 RFU-0 SA-0 139 144 RFU-0 SA-0 139
A 205 RFU-1 DIMM1(CHANNEL-A)-A0 205 RFU-1 DIMM2(CHANNEL-A)-A4 A
227 227
RFU-2 ADDRESS = 0:0 [SA1:SA0] RFU-2 ADDRESS = 1:0 [SA1:SA0]
DDRIV-288P_BLACK-RH-10 DDRIV-288P_BLACK-RH-10

MICRO-START INT'L CO.,LTD.


Title
SCLK0 R427 0R/4 SMB_CLK_DIMM DDR4 DIMM CH-A
[6,24,28,40,48,54,59,71,72] SCLK0 SMB_CLK_DIMM [11]
SDATA0 R431 0R/4 SMB_DATA_DIMM
[6,24,28,40,48,54,59,71,72] SDATA0 SMB_DATA_DIMM [11] Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 10 of 78
5 4 3 2 1
5 4 3 2 1

A1 A0 B1 B0 DIMMB1A DIMMB2A
MB_DATA[63..0] [3] MB_DATA[63..0] [3]
51 280 MB_DATA63 51 280 MB_DATA63
DQS17P DQ-63 MB_DATA62 DQS17P DQ-63 MB_DATA62
52 DQS17N DQ-62 135 52 DQS17N DQ-62 135
273 MB_DATA61 273 MB_DATA61
MB_DM7 DQ-61 MB_DATA60 MB_DM7 DQ-61 MB_DATA60
[3] MB_DM7 132 DQS16P DQ-60 128 132 DQS16P DQ-60 128
133 282 MB_DATA59 56~63 133 282 MB_DATA59 56~63
DQS16N DQ-59 MB_DATA58 DQS16N DQ-59 MB_DATA58
DQ-58 137 DQ-58 137
MB_DM6 121 275 MB_DATA57 MB_DM6 121 275 MB_DATA57
[3] MB_DM6 DQS15P DQ-57 DQS15P DQ-57
122 130 MB_DATA56 122 130 MB_DATA56
DQS15N DQ-56 MB_DATA55 DQS15N DQ-56 MB_DATA55
DQ-55 269 DQ-55 269
MB_DM5 110 124 MB_DATA54 MB_DM5 110 124 MB_DATA54
[3] MB_DM5 DQS14P DQ-54 DQS14P DQ-54
111 262 MB_DATA53 111 262 MB_DATA53
DQS14N DQ-53 MB_DATA52 DQS14N DQ-53 MB_DATA52
DQ-52 117 DQ-52 117
D MB_DM4 99 271 MB_DATA51 48~55 MB_DM4 99 271 MB_DATA51 48~55 D
[3] MB_DM4 DQS13P DQ-51 DQS13P DQ-51
100 126 MB_DATA50 100 126 MB_DATA50
DQS13N DQ-50 MB_DATA49 DQS13N DQ-50 MB_DATA49
DQ-49 264 DQ-49 264
MB_DM3 40 119 MB_DATA48 MB_DM3 40 119 MB_DATA48
[3] MB_DM3 DQS12P DQ-48 DQS12P DQ-48
41 258 MB_DATA47 41 258 MB_DATA47
DQS12N DQ-47 MB_DATA46 DQS12N DQ-47 MB_DATA46
DQ-46 113 DQ-46 113
MB_DM2 29 251 MB_DATA45 MB_DM2 29 251 MB_DATA45
[3] MB_DM2 DQS11P DQ-45 40~47 DQS11P DQ-45 40~47
30 106 MB_DATA44 30 106 MB_DATA44
DQS11N DQ-44 MB_DATA43 DQS11N DQ-44 MB_DATA43
DQ-43 260 DQ-43 260
MB_DM1 18 115 MB_DATA42 MB_DM1 18 115 MB_DATA42
[3] MB_DM1 DQS10P DQ-42 DQS10P DQ-42
19 253 MB_DATA41 19 253 MB_DATA41
DQS10N DQ-41 MB_DATA40 DQS10N DQ-41 MB_DATA40
DQ-40 108 DQ-40 108
MB_DM0 7 247 MB_DATA39 MB_DM0 7 247 MB_DATA39
[3] MB_DM0 DQS9P DQ-39 DQS9P DQ-39
8 102 MB_DATA38 8 102 MB_DATA38
DQS9N DQ-38 MB_DATA37 DQS9N DQ-38 MB_DATA37
DQ-37 240 DQ-37 240
197 95 MB_DATA36 32~39 197 95 MB_DATA36 32~39
DQS8P DQ-36 MB_DATA35 DQS8P DQ-36 MB_DATA35
196 DQS8N DQ-35 249 196 DQS8N DQ-35 249
104 MB_DATA34 104 MB_DATA34
MB_DQS_H7 DQ-34 MB_DATA33 MB_DQS_H7 DQ-34 MB_DATA33
[3] MB_DQS_H7 278 DQS7P DQ-33 242 278 DQS7P DQ-33 242
MB_DQS_L7 277 97 MB_DATA32 MB_DQS_L7 277 97 MB_DATA32
[3] MB_DQS_L7 DQS7N DQ-32 DQS7N DQ-32
188 MB_DATA31 188 MB_DATA31
MB_DQS_H6 DQ-31 MB_DATA30 MB_DQS_H6 DQ-31 MB_DATA30
[3] MB_DQS_H6 267 DQS6P DQ-30 43 267 DQS6P DQ-30 43
MB_DQS_L6 266 181 MB_DATA29 MB_DQS_L6 266 181 MB_DATA29
[3] MB_DQS_L6 DQS6N DQ-29 DQS6N DQ-29
36 MB_DATA28 36 MB_DATA28
MB_DQS_H5 DQ-28 MB_DATA27 24~31 MB_DQS_H5 DQ-28 MB_DATA27 24~31
[3] MB_DQS_H5 256 DQS5P DQ-27 190 256 DQS5P DQ-27 190
MB_DQS_L5 255 45 MB_DATA26 MB_DQS_L5 255 45 MB_DATA26
[3] MB_DQS_L5 DQS5N DQ-26 DQS5N DQ-26
183 MB_DATA25 183 MB_DATA25
MB_DQS_H4 DQ-25 MB_DATA24 MB_DQS_H4 DQ-25 MB_DATA24
[3] MB_DQS_H4 245 DQS4P DQ-24 38 245 DQS4P DQ-24 38
MB_DQS_L4 244 177 MB_DATA23 MB_DQS_L4 244 177 MB_DATA23
[3] MB_DQS_L4 DQS4N DQ-23 DQS4N DQ-23
32 MB_DATA22 32 MB_DATA22
MB_DQS_H3 DQ-22 MB_DATA21 MB_DQS_H3 DQ-22 MB_DATA21
[3] MB_DQS_H3 186 DQS3P DQ-21 170 186 DQS3P DQ-21 170
C MB_DQS_L3 185 25 MB_DATA20 MB_DQS_L3 185 25 MB_DATA20 C
[3] MB_DQS_L3 DQS3N DQ-20 16~23 DQS3N DQ-20 16~23
179 MB_DATA19 179 MB_DATA19
MB_DQS_H2 DQ-19 MB_DATA18 MB_DQS_H2 DQ-19 MB_DATA18
[3] MB_DQS_H2 175 DQS2P DQ-18 34 175 DQS2P DQ-18 34
MB_DQS_L2 174 172 MB_DATA17 MB_DQS_L2 174 172 MB_DATA17
[3] MB_DQS_L2 DQS2N DQ-17 DQS2N DQ-17
27 MB_DATA16 27 MB_DATA16
MB_DQS_H1 DQ-16 MB_DATA15 MB_DQS_H1 DQ-16 MB_DATA15
[3] MB_DQS_H1 164 DQS1P DQ-15 166 164 DQS1P DQ-15 166
MB_DQS_L1 163 21 MB_DATA14 MB_DQS_L1 163 21 MB_DATA14
[3] MB_DQS_L1 DQS1N DQ-14 DQS1N DQ-14
159 MB_DATA13 159 MB_DATA13
MB_DQS_H0 DQ-13 MB_DATA12 MB_DQS_H0 DQ-13 MB_DATA12
[3] MB_DQS_H0 153 DQS0P DQ-12 14 153 DQS0P DQ-12 14
MB_DQS_L0 152 168 MB_DATA11 8~15 MB_DQS_L0 152 168 MB_DATA11 8~15
[3] MB_DQS_L0 DQS0N DQ-11 DQS0N DQ-11
23 MB_DATA10 23 MB_DATA10
DQ-10 MB_DATA9 DQ-10 MB_DATA9
DQ-9 161 DQ-9 161
MB_CLK_H1 218 16 MB_DATA8 MB_CLK_H3 218 16 MB_DATA8
[3] MB_CLK_H1 CK1P DQ-8 [3] MB_CLK_H3 CK1P DQ-8
MB_CLK_L1 219 155 MB_DATA7 MB_CLK_L3 219 155 MB_DATA7
[3] MB_CLK_L1 CK1N DQ-7 [3] MB_CLK_L3 CK1N DQ-7
10 MB_DATA6 10 MB_DATA6
MB_CLK_H0 DQ-6 MB_DATA5 MB_CLK_H2 DQ-6 MB_DATA5
[3] MB_CLK_H0 74 CK0P DQ-5 148 [3] MB_CLK_H2 74 CK0P DQ-5 148
MB_CLK_L0 75 3 MB_DATA4 MB_CLK_L2 75 3 MB_DATA4
[3] MB_CLK_L0 CK0N DQ-4 0~7 [3] MB_CLK_L2 CK0N DQ-4 0~7
157 MB_DATA3 157 MB_DATA3
DQ-3 MB_DATA2 DQ-3 MB_DATA2
DQ-2 12 DQ-2 12
150 MB_DATA1 150 MB_DATA1
DQ-1 MB_DATA0 DQ-1 MB_DATA0
DQ-0 5 DQ-0 5

235 C2 235 C2
237 207 MB_BG1 237 207 MB_BG1
S3_N_C1 BG-1 MB_BG1 [3] S3_N_C1 BG-1
93 63 MB_BG0 93 63 MB_BG0
S2_N_C0 BG-0 MB_BG0 [3] S2_N_C0 BG-0
MB0_CS_L1 89 224 MB_BANK1 MB1_CS_L1 89 224 MB_BANK1
[3] MB0_CS_L1 S1_N BA-1 MB_BANK1 [3] [3] MB1_CS_L1 S1_N BA-1
MB0_CS_L0 84 81 MB_BANK0 MB1_CS_L0 84 81 MB_BANK0
[3] MB0_CS_L0 S0_N BA-0 MB_BANK0 [3] [3] MB1_CS_L0 S0_N BA-0
MB0_CKE1 203 MB1_CKE1 203
[3] MB0_CKE1 CKE1 [3] MB1_CKE1 CKE1
MB0_CKE0 60 234 MB_ADD_17 MB1_CKE0 60 234 MB_ADD_17
B [3] MB0_CKE0 CKE0 A17 MB_ADD_17 [3] [3] MB1_CKE0 CKE0 A17 B
82 MB_RAS_L 82 MB_RAS_L
A16_RAS_N MB_RAS_L [3] A16_RAS_N
MB0_ODT1 91 86 MB_CAS_L MB1_ODT1 91 86 MB_CAS_L
[3] MB0_ODT1 ODT-1 A15_CAS_N MB_CAS_L [3] MB_ADD[13..0] [3] [3] MB1_ODT1 ODT-1 A15_CAS_N
MB0_ODT0 87 228 MB_WE_L MB1_ODT0 87 228 MB_WE_L
[3] MB0_ODT0 ODT-0 A14_WE_N MB_WE_L [3] [3] MB1_ODT0 ODT-0 A14_WE_N
232 MB_ADD13 232 MB_ADD13
A13 MB_ADD12 A13 MB_ADD12
199 CB-7 A12 65 199 CB-7 A12 65
54 210 MB_ADD11 54 210 MB_ADD11
CB-6 A11 MB_ADD10 CB-6 A11 MB_ADD10
192 CB-5 A10 225 192 CB-5 A10 225
47 66 MB_ADD9 47 66 MB_ADD9
CB-4 A9 MB_ADD8 CB-4 A9 MB_ADD8
201 CB-3 A8 68 201 CB-3 A8 68
56 211 MB_ADD7 56 211 MB_ADD7
CB-2 A7 MB_ADD6 CB-2 A7 MB_ADD6
194 CB-1 A6 69 194 CB-1 A6 69
49 213 MB_ADD5 49 213 MB_ADD5
CB-0 A5 MB_ADD4 CB-0 A5 MB_ADD4
A4 214 A4 214
71 MB_ADD3 VCC_DDR 71 MB_ADD3
MB_RESET_L A3 MB_ADD2 MB_RESET_L A3 MB_ADD2
[3] MB_RESET_L 58 RESET_N A2 216 58 RESET_N A2 216
72 MB_ADD1 72 MB_ADD1
MB_EVENT_L A1 MB_ADD0 R265 1KR/4 MB_EVENT_L A1 MB_ADD0
[3] MB_EVENT_L 78 EVENT_N A0 79 78 EVENT_N A0 79

MB_ALERT_L 208 MB_ALERT_L 208


[3] MB_ALERT_L ALERT_N ALERT_N
MB_ACT_L 62 MB_ACT_L 62
[3] MB_ACT_L ACT_N ACT_N
141 SMB_CLK_DIMM 141 SMB_CLK_DIMM
SCL SMB_CLK_DIMM [10] SCL
MB_PAROUT 222 285 SMB_DATA_DIMM MB_PAROUT 222 285 SMB_DATA_DIMM
[3] MB_PAROUT PAR SDA SMB_DATA_DIMM [10] PAR SDA

230 230 VCC3_SPD


SAVE_N_NC VCC3_SPD SAVE_N_NC
SA-2 238 SA-2 238
140 140 R454 1KR/4
SA-1 R468 1KR/4 SA-1 R462 1KR/4
144 RFU-0 SA-0 139 144 RFU-0 SA-0 139
205 RFU-1 205 RFU-1 DIMM4(CHANNEL-B)-A6
A 227 RFU-2 DIMM3(CHANNEL-B)-A2 227 RFU-2 ADDRESS = 1:1 [SA1:SA0] A
ADDRESS = 0:1 [SA1:SA0]
DDRIV-288P_BLACK-RH-10 DDRIV-288P_BLACK-RH-10

MICRO-START INT'L CO.,LTD.


Title
DDR4 DIMM CH-B
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 11 of 78
5 4 3 2 1
5 4 3 2 1

DDR VREF

00 (place resistors close to DIMMs)


F8
VCC3 1 2 VCC3_SPD VCC_DDR VCC_DDR

F-SPR-P260T-HF DIMMA1C DIMMA2C DIMM_CA_VREF_A VCC_DDR


236
DIMM SLOT PN BY SPEC 236
VDD-0 VDD-0

M
1 233 1 233

0
12V3_NC_1 VDD-1 12V3_NC_1 VDD-1
145 12V3_NC_145 VDD-2 231 145 12V3_NC_145 VDD-2 231
VDD-3 229 VDD-3 229
VCC3_SPD 284 VDDSPD VDD-4 226 VCC3_SPD 284 VDDSPD VDD-4 226

RD 179 SI 
223 223 DIMM_CA_VREF_A
VDD-5 VDD-5 R57
D
VDD-6 220 VDD-6 220 D
VPP25 142 217 VPP25 142 217 1KR1%/4 C18
VPP-1 VDD-7 VPP-1 VDD-7
143 VPP-2 VDD-8 215 143 VPP-2 VDD-8 215 C0.1u16X4
286 VPP-3 VDD-9 212 286 VPP-3 VDD-9 212
287 209 287 209 C7
VPP-4 VDD-10 VPP-4 VDD-10 C0.1u16X4
288 VPP-5 VDD-11 206 288 VPP-5 VDD-11 206
VDD-12 204 VDD-12 204
VDD-13 92 VDD-13 92
VTT_DDR 77 90 VTT_DDR 77 90 C40 C47 R71
VTT-1 VDD-14 VTT-1 VDD-14

(C 67
221 88 221 88 C1000p50X4 C0.1u16X4 1KR1%/4
VTT-2 VDD-15 VTT-2 VDD-15
VDD-16 85 VDD-16 85
83 83 VCC_DDR
VDD-17 VDD-17
DIMM_CA_VREF_A 146 VREFCA VDD-18 80 DIMM_CA_VREF_A 146 VREFCA VDD-18 80
VDD-19 76 VDD-19 76

)2   CON
VDD-20 73 VDD-20 73
VDD-21 70 VDD-21 70
MEC3 MEC3 VDD-22 67 MEC3 MEC3 VDD-22 67
MEC2 MEC2 VDD-23 64 MEC2 MEC2 VDD-23 64
MEC1 MEC1 VDD-24 61 MEC1 MEC1 VDD-24 61
VDD-25 59 VDD-25 59

DDRIV-288P_BLACK-RH-10 DDRIV-288P_BLACK-RH-10

C
VCC3_SPD

0
石 17 jon FID
C382 C0.1u16X4

VCC_DDR C221
C249
C177
C1u6.3X6
C1u6.3X6
C1u6.3X6
VCC3_SPD C393 C0.1u16X4

VCC_DDR C189
C217
C250
C1u6.3X6
C1u6.3X6
C1u6.3X6
C

阿 04 ep EN
DIMM_CA_VREF_A C60 C2.2u6.3X4 C285 C1u6.3X6 DIMM_CA_VREF_A C67 C2.2u6.3X4 C174 C1u6.3X6
C68 C0.1u16X4 C207 C0.1u16X4 C59 C0.1u16X4
C272 C0.1u16X4 C206 C0.1u16X4
C259 C0.1u16X4 VTT_DDR C234 C0.1u16X4 C267 C0.1u16X4
VTT_DDR C238 C0.1u16X4 C190 C0.1u16X4 C255 C0.1u16X4
C277 C0.1u16X4
VPP25 C418 C0.1u16X4
C404 C0.1u16X4 C416 C0.1u16X4

鋒 06 ei TI
VPP25
C405 C0.1u16X4

01 (裴 AL
DIMMA1B DIMMA2B
[69] DIMM1_HWDETECT DIMM1_HWDETECT 2 147 [69] DIMM2_HWDETECT DIMM2_HWDETECT 2 147
VSS-93 VSS-46 VSS-93 VSS-46
4 VSS-92 VSS-45 149 4 VSS-92 VSS-45 149
6 VSS-91 VSS-44 151 6 VSS-91 VSS-44 151
9 VSS-90 VSS-43 154 9 VSS-90 VSS-43 154
11 VSS-89 VSS-42 156 11 VSS-89 VSS-42 156
13 158 13 158

(0
VSS-88 VSS-41 VSS-88 VSS-41
15 VSS-87 VSS-40 160 15 VSS-87 VSS-40 160
17 VSS-86 VSS-39 162 17 VSS-86 VSS-39 162
20 VSS-85 VSS-38 165 20 VSS-85 VSS-38 165
22 VSS-84 VSS-37 167 22 VSS-84 VSS-37 167
B B
24 169 24 169

00 RM 亮樂
VSS-83 VSS-36 VSS-83 VSS-36
26 VSS-82 VSS-35 171 26 VSS-82 VSS-35 171
28 VSS-81 VSS-34 173 28 VSS-81 VSS-34 173
31 VSS-80 VSS-33 176 31 VSS-80 VSS-33 176
33 VSS-79 VSS-32 178 33 VSS-79 VSS-32 178
35 VSS-78 VSS-31 180 35 VSS-78 VSS-31 180
37 VSS-77 VSS-30 182 37 VSS-77 VSS-30 182
39 VSS-76 VSS-29 184 39 VSS-76 VSS-29 184
42 VSS-75 VSS-28 187 42 VSS-75 VSS-28 187
44 VSS-74 VSS-27 189 44 VSS-74 VSS-27 189

68 A工 )
46 VSS-73 VSS-26 191 46 VSS-73 VSS-26 191
48 VSS-72 VSS-25 193 48 VSS-72 VSS-25 193
50 VSS-71 VSS-24 195 50 VSS-71 VSS-24 195
53 VSS-70 VSS-23 198 53 VSS-70 VSS-23 198
55 VSS-69 VSS-22 200 55 VSS-69 VSS-22 200
57 VSS-68 VSS-21 202 57 VSS-68 VSS-21 202
94 VSS-67 VSS-20 239 94 VSS-67 VSS-20 239
96 241 96 241

76
VSS-66 VSS-19 VSS-66 VSS-19
98 VSS-65 VSS-18 243 98 VSS-65 VSS-18 243

 
101 VSS-64 VSS-17 246 101 VSS-64 VSS-17 246
103 VSS-63 VSS-16 248 103 VSS-63 VSS-16 248


105 VSS-62 VSS-15 250 105 VSS-62 VSS-15 250
107 VSS-61 VSS-14 252 107 VSS-61 VSS-14 252
109 VSS-60 VSS-13 254 109 VSS-60 VSS-13 254
112 VSS-59 VSS-12 257 112 VSS-59 VSS-12 257

0)
114 VSS-58 VSS-11 259 114 VSS-58 VSS-11 259
116 VSS-57 VSS-10 261 116 VSS-57 VSS-10 261
118 VSS-56 VSS-9 263 118 VSS-56 VSS-9 263
120 265 120 265


VSS-55 VSS-8 VSS-55 VSS-8
123 VSS-54 VSS-7 268 123 VSS-54 VSS-7 268
A 125 VSS-53 VSS-6 270 125 VSS-53 VSS-6 270 A
127 VSS-52 VSS-5 272 127 VSS-52 VSS-5 272
129 VSS-51 VSS-4 274 129 VSS-51 VSS-4 274
131 VSS-50 VSS-3 276 131 VSS-50 VSS-3 276
134 VSS-49 VSS-2 279 134 VSS-49 VSS-2 279
136 VSS-48 VSS-1 281 136 VSS-48 VSS-1 281
138 VSS-47 VSS-0 283 138 VSS-47 VSS-0 283
MICRO-START INT'L CO.,LTD.
DDRIV-288P_BLACK-RH-10 DDRIV-288P_BLACK-RH-10 Title
DDR4-POWER/GND-1
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 12 of 78
5 4 3 2 1
5 4 3 2 1

DDR VREF

00 DIMMB1C
VCC_DDR

DIMMB2C
VCC_DDR
(place resistors close to DIMMs)

DIMM_CA_VREF_B VCC_DDR

M
236 236

0
VDD-0 VDD-0
1 12V3_NC_1 VDD-1 233 1 12V3_NC_1 VDD-1 233
145 12V3_NC_145 VDD-2 231 145 12V3_NC_145 VDD-2 231
229 229 DIMM_CA_VREF_B
VDD-3 VDD-3

RD 179 SI 
VCC3_SPD 284 VDDSPD VDD-4 226 VCC3_SPD 284 VDDSPD VDD-4 226
D
VDD-5 223 VDD-5 223 D
220 220 R38 C19
VDD-6 VDD-6 1KR1%/4
VPP25 142 VPP-1 VDD-7 217 VPP25 142 VPP-1 VDD-7 217 C0.1u16X4
143 215 143 215 C41
VPP-2 VDD-8 VPP-2 VDD-8 C0.1u16X4
286 VPP-3 VDD-9 212 286 VPP-3 VDD-9 212
287 VPP-4 VDD-10 209 287 VPP-4 VDD-10 209
288 VPP-5 VDD-11 206 288 VPP-5 VDD-11 206
VDD-12 204 VDD-12 204
92 92 C4 C24 R37
VDD-13 VDD-13

(C 67
VTT_DDR 77 90 VTT_DDR 77 90 C1000p50X4 C0.1u16X4 1KR1%/4
VTT-1 VDD-14 VTT-1 VDD-14 VCC_DDR
221 VTT-2 VDD-15 88 221 VTT-2 VDD-15 88
VDD-16 85 VDD-16 85
VDD-17 83 VDD-17 83
DIMM_CA_VREF_B 146 VREFCA VDD-18 80 DIMM_CA_VREF_B 146 VREFCA VDD-18 80

)2   CON
VDD-19 76 VDD-19 76
VDD-20 73 VDD-20 73
VDD-21 70 VDD-21 70
MEC3 MEC3 VDD-22 67 MEC3 MEC3 VDD-22 67
MEC2 MEC2 VDD-23 64 MEC2 MEC2 VDD-23 64
MEC1 MEC1 VDD-24 61 MEC1 MEC1 VDD-24 61
VDD-25 59 VDD-25 59

DDRIV-288P_BLACK-RH-10 DDRIV-288P_BLACK-RH-10

C
VCC3_SPD C386
0
石 17 jon FID
C0.1u16X4

VCC_DDR C194
C289
C1u6.3X6
C1u6.3X6
VCC3_SPD C388 C0.1u16X4

VCC_DDR C286
C178
C1u6.3X6
C1u6.3X6
C

阿 04 ep EN
C216 C1u6.3X6 C184 C1u6.3X6
DIMM_CA_VREF_B C66 C2.2u6.3X4 C176 C1u6.3X6 DIMM_CA_VREF_B C53 C2.2u6.3X4 C276 C1u6.3X6
C63 C0.1u16X4 C186 C0.1u16X4 C55 C0.1u16X4 C268 C0.1u16X4
C209 C0.1u16X4
VTT_DDR C244 C0.1u16X4 C192 C0.1u16X4 VTT_DDR C245 C0.1u16X4 C237 C0.1u16X4
C195 C0.1u16X4 C218 C0.1u16X4
C182 C0.1u16X4 C248 C0.1u16X4
C422 C0.1u16X4 C419 C0.1u16X4

鋒 06 ei TI
VPP25 VPP25
C410 C0.1u16X4 C407 C0.1u16X4

01 (裴 AL
DIMMB1B DIMMB2B
[69] DIMM3_HWDETECT DIMM3_HWDETECT 2 147 [69] DIMM4_HWDETECT DIMM4_HWDETECT 2 147
VSS-93 VSS-46 VSS-93 VSS-46
4 VSS-92 VSS-45 149 4 VSS-92 VSS-45 149
6 VSS-91 VSS-44 151 6 VSS-91 VSS-44 151
9 VSS-90 VSS-43 154 9 VSS-90 VSS-43 154
11 156 11 156

(0
VSS-89 VSS-42 VSS-89 VSS-42
13 VSS-88 VSS-41 158 13 VSS-88 VSS-41 158
15 VSS-87 VSS-40 160 15 VSS-87 VSS-40 160
17 VSS-86 VSS-39 162 17 VSS-86 VSS-39 162
20 VSS-85 VSS-38 165 20 VSS-85 VSS-38 165
B B
22 167 22 167

00 RM 亮樂
VSS-84 VSS-37 VSS-84 VSS-37
24 VSS-83 VSS-36 169 24 VSS-83 VSS-36 169
26 VSS-82 VSS-35 171 26 VSS-82 VSS-35 171
28 VSS-81 VSS-34 173 28 VSS-81 VSS-34 173
31 VSS-80 VSS-33 176 31 VSS-80 VSS-33 176
33 VSS-79 VSS-32 178 33 VSS-79 VSS-32 178
35 VSS-78 VSS-31 180 35 VSS-78 VSS-31 180
37 VSS-77 VSS-30 182 37 VSS-77 VSS-30 182
39 VSS-76 VSS-29 184 39 VSS-76 VSS-29 184
42 VSS-75 VSS-28 187 42 VSS-75 VSS-28 187

68 A工 )
44 VSS-74 VSS-27 189 44 VSS-74 VSS-27 189
46 VSS-73 VSS-26 191 46 VSS-73 VSS-26 191
48 VSS-72 VSS-25 193 48 VSS-72 VSS-25 193
50 VSS-71 VSS-24 195 50 VSS-71 VSS-24 195
53 VSS-70 VSS-23 198 53 VSS-70 VSS-23 198
55 VSS-69 VSS-22 200 55 VSS-69 VSS-22 200
57 VSS-68 VSS-21 202 57 VSS-68 VSS-21 202
94 239 94 239

76
VSS-67 VSS-20 VSS-67 VSS-20
96 VSS-66 VSS-19 241 96 VSS-66 VSS-19 241

 
98 VSS-65 VSS-18 243 98 VSS-65 VSS-18 243
101 VSS-64 VSS-17 246 101 VSS-64 VSS-17 246


103 VSS-63 VSS-16 248 103 VSS-63 VSS-16 248
105 VSS-62 VSS-15 250 105 VSS-62 VSS-15 250
107 VSS-61 VSS-14 252 107 VSS-61 VSS-14 252
109 VSS-60 VSS-13 254 109 VSS-60 VSS-13 254

0)
112 VSS-59 VSS-12 257 112 VSS-59 VSS-12 257
114 VSS-58 VSS-11 259 114 VSS-58 VSS-11 259
116 VSS-57 VSS-10 261 116 VSS-57 VSS-10 261
118 263 118 263


VSS-56 VSS-9 VSS-56 VSS-9
120 VSS-55 VSS-8 265 120 VSS-55 VSS-8 265
A 123 VSS-54 VSS-7 268 123 VSS-54 VSS-7 268 A
125 VSS-53 VSS-6 270 125 VSS-53 VSS-6 270
127 VSS-52 VSS-5 272 127 VSS-52 VSS-5 272
129 VSS-51 VSS-4 274 129 VSS-51 VSS-4 274
131 VSS-50 VSS-3 276 131 VSS-50 VSS-3 276
134 VSS-49 VSS-2 279 134 VSS-49 VSS-2 279
136 VSS-48 VSS-1 281 136 VSS-48 VSS-1 281
138 VSS-47 VSS-0 283 138 VSS-47 VSS-0 283
MICRO-START INT'L CO.,LTD.
Title
DDRIV-288P_BLACK-RH-10 DDRIV-288P_BLACK-RH-10 DDR4-POWER/GND-2
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 13 of 78
5 4 3 2 1
5 4 3 2 1

00 SATA Connector
FCH1A

APU_TXP0 G5 G1 APURXP0 C609 C0.22u6.3X4 APU_RXP0 [4]


[4] APU_TXP0 APU_RXP0 APU_TXP0
APU_TXN0 G4 G2 APURXN0 C610 C0.22u6.3X4 APU_RXN0 [4]
[4] APU_TXN0 APU_RXN0 APU_TXN0
APU_TXP1 APURXP1 C597 C0.22u6.3X4

M
J5 J1

0
[4] APU_TXP1 APU_RXP1 APU_TXP1 APU_RXP1 [4]
APU_TXN1 J4 J2 APURXN1 C596 C0.22u6.3X4 APU_RXN1 [4]
[4] APU_TXN1 APU_RXN1 APU_TXN1
APU_TXP2 L5 L1 APURXP2 C608 C0.22u6.3X4 APU_RXP2 [4]
[4] APU_TXP2 APU_RXP2 APU_TXP2

RD 179 SI 
APU_TXN2 L4 L2 APURXN2 C607 C0.22u6.3X4 APU_RXN2 [4]
[4] APU_TXN2 APU_RXN2 APU_TXN2
D D
APU_TXP3 N5 N1 APURXP3 C588 C0.22u6.3X4 APU_RXP3 [4] SATA1_2
[4] APU_TXP3 APU_RXP3 APU_TXP3
APU_TXN3 N4 N2 APURXN3 C587 C0.22u6.3X4 APU_RXN3 [4] 1 8
[4] APU_TXN3 APU_RXN3 APU_TXN3 GND GND
[27] PM_SATA_S_TX0+ C724 1 2 C0.01u25X4 SATA_TX0+_C 2 9 SATA_TX1+_C C728 1 2 C0.01u25X4 SATA_TX1+
C721 1 S3HT+1 S3HT+2
[27] PM_SATA_S_TX0- 2 C0.01u25X4 SATA_TX0-_C 3 S3HT-1 S3HT-2 10 SATA_TX1-_C C730 1 2 C0.01u25X4 SATA_TX1-
[33] PE_LAN_RXP PE_LAN_RXP R23 M25 PE_LAN_TXP PE_LAN_TXP [33] 4 11
PE_LAN_RXN GPP_RXP0 GPP_TXP0 PE_LAN_TXN C725 1 GND GND
[33] PE_LAN_RXN R24 GPP_RXN0 GPP_TXN0 M26 PE_LAN_TXN [33] [27] PM_SATA_S_RX0- 2 C0.01u25X4 SATA_RX0-_C 5 S3HR-1 S3HR-2 12 SATA_RX1-_C C731 1 2 C0.01u25X4 SATA_RX1-
PM1 Not support C726 1 2 C0.01u25X4 SATA_RX0+_C 6 13 SATA_RX1+_C C732 1 2 C0.01u25X4 SATA_RX1+
[27] PM_SATA_S_RX0+ S3HR+1 S3HR+2
[21] PE1_GPP_RXP PE1_GPP_RXP P23 N24 PE1_GPP_TXP PE1_GPP_TXP [21] 7 14
GPP_RXP1 GPP_TXP1 GND GND

(C 67
[21] PE1_GPP_RXN PE1_GPP_RXN R22 N25 PE1_GPP_TXN PE1_GPP_TXN [21] X1 X2

[21] PE3_GPP_RXP
[21] PE3_GPP_RXN
PE3_GPP_RXP
PE3_GPP_RXN
T21
T22
GPP_RXN1

GPP_RXP2
PCIE GPP_TXN1

GPP_TXP2 P25
P26
PE3_GPP_TXP
PE3_GPP_TXN
PE3_GPP_TXP [21]
PE3_GPP_TXN [21]
MEC1
X1
MEC1
X2
MEC2
SATA14PM_BLACK-RH-2
MEC2

GPP_RXN2 GPP_TXN2

)2   CON
PE5_GPP_RXP T23 R26 PE5_GPP_TXP PM2 Not support
[21] PE5_GPP_RXP GPP_RXP3 GPP_TXP3 PE5_GPP_TXP [21]
[21] PE5_GPP_RXN PE5_GPP_RXN T24 R25 PE5_GPP_TXN PE5_GPP_TXN [21]
GPP_RXN3 GPP_TXN3

[27] GPP_RXP4 GPP_RXP4 K22 H25 GPP_TXP4 GPP_TXP4 [27]


GPP_RXN4 GPP_RXP4 GPP_TXP4 GPP_TXN4
[27] GPP_RXN4 L22 GPP_RXN4 GPP_TXN4 H26 GPP_TXN4 [27]
SATA3_4
[27] GPP_RXP5 GPP_RXP5 L24 H24 GPP_TXP5 GPP_TXP5 [27] 1 8
GPP_RXN5 GPP_RXP5 GPP_TXP5 GPP_TXN5 SATA_TX2+ C678 1 GND GND
[27] GPP_RXN5 L23 GPP_RXN5 GPP_TXN5 J24 GPP_TXN5 [27] 2 C0.01u25X4 SATA_TX2+_C 2 S3HT+1 S3HT+2 9 SATA_TX3+_C C683 1 2 C0.01u25X4 SATA_TX3+
SATA_TX2- C681 1 2 C0.01u25X4 SATA_TX2-_C 3 10 SATA_TX3-_C C685 1 2 C0.01u25X4 SATA_TX3-
GPP_RXP6 GPP_TXP6 S3HT-1 S3HT-2
[27] GPP_RXP6 M23 K25 GPP_TXP6 [27] 4 11

0
GPP_RXN6 GPP_RXP6 GPP_TXP6 GPP_TXN6 SATA_RX2- C700 1 GND GND
[27] GPP_RXN6 M22 GPP_RXN6 GPP_TXN6 K26 GPP_TXN6 [27] 2 C0.01u25X4 SATA_RX2-_C 5 S3HR-1 S3HR-2 12 SATA_RX3-_C C690 1 2 C0.01u25X4 SATA_RX3-

石 17 jon FID
SATA_RX2+ C706 1 2 C0.01u25X4 SATA_RX2+_C 6 13 SATA_RX3+_C C695 1 2 C0.01u25X4 SATA_RX3+
GPP_RXP7 GPP_TXP7 S3HR+1 S3HR+2
[27] GPP_RXP7 P22 GPP_RXP7 GPP_TXP7 L26 GPP_TXP7 [27] 7 GND GND 14
[27] GPP_RXN7 GPP_RXN7 N22 L25 GPP_TXN7 GPP_TXN7 [27] X1 X2
GPP_RXN7 GPP_TXN7 X1 X2
MEC1 MEC1 MEC2 MEC2

[27] SATA_RX0+ SATA_RX0+ E15 A15 SATA_TX0+ SATA_TX0+ [27] SATA14PM_BLACK-RH-2


C SATA_RX0- SATA_RXP0 SATA_TXP0 SATA_TX0- C
[27] SATA_RX0- D15 SATA_RXN0 SATA_TXN0 B15 SATA_TX0- [27]
SATA_RX1+ E16 A16 SATA_TX1+
SATA_RX1- SATA_RXP1 SATA_TXP1 SATA_TX1-
D16 SATA_RXN1 SATA_TXN1 B16

阿 04 ep EN
SATA_RX2+ E17 SATA_RXP2
SATA SATA_TXP2 A17 SATA_TX2+ SATA5_6
SATA_RX2- D17 B17 SATA_TX2- 1 8
SATA_RXN2 SATA_TXN2 C632 1 GND GND
[25] PM_SATA_S_TX4+ 2 C0.01u25X4 SATA_TX4+_C 2 S3HT+1 S3HT+2 9 SATA_TX5+_C C641 1 2 C0.01u25X4 SATA_TX5+
SATA_RX3+ E18 A18 SATA_TX3+ [25] PM_SATA_S_TX4- C635 1 2 C0.01u25X4 SATA_TX4-_C 3 10 SATA_TX5-_C C642 1 2 C0.01u25X4 SATA_TX5-
SATA_RX3- SATA_RXP3 SATA_TXP3 SATA_TX3- S3HT-1 S3HT-2
D18 SATA_RXN3 SATA_TXN3 B18 4 GND GND 11
[25] PM_SATA_S_RX4- C656 1 2 C0.01u25X4 SATA_RX4-_C 5 12 SATA_RX5-_C C649 1 2 C0.01u25X4 SATA_RX5-
SATA_RX4+ SATA_TX4+ C657 1 SATA_RX4+_C S3HR-1 S3HR-2 SATA_RX5+_C C652 1 SATA_RX5+
2 C0.01u25X4 2 C0.01u25X4

鋒 06 ei TI
D11 SATAE_RXP0 SATAE_TXP0 B11 [25] PM_SATA_S_RX4+ 6 S3HR+1 S3HR+2 13
Share with M.2 SATA_RX4- E11 A11 SATA_TX4- Share with M.2 7 14
SATAE_RXN0 SATAE_TXN0 GND GND
X1 X1 X2 X2
SATA_RX5+ D12 B12 SATA_TX5+ MEC1 MEC2
SATA_RX5- SATAE_RXP1 SATAE_TXP1 SATA_TX5- MEC1 MEC2
E12 A12
SATAE_RXN1 SATA SATAE_TXN1 SATA14PM_BLACK-RH-2
[41] SATAE_RXP0 SATAE_RXP0 D13 B13 SATAE_TXP0 SATAE_TXP0 [41]
SATAE_RXP2 SATAE_TXP2
[41] SATAE_RXN0 SATAE_RXN0 E13 Express SATAE_TXN2 A13 SATAE_TXN0 SATAE_TXN0 [41]

01 (裴 AL
SATAE_RXN2

[41] SATAE_RXP1 SATAE_RXP1 D14 B14 SATAE_TXP1 SATAE_TXP1 [41]


SATAE_RXN1 SATAE_RXP3 SATAE_TXP3 SATAE_TXN1
[41] SATAE_RXN1 E14 SATAE_RXN3 SATAE_TXN3 A14 SATAE_TXN1 [41]
DEVSLP

B22 E20 PM_SATA_LED R683 0R0402 SATA_LED# [6,67]


DEVSLP0/DEBUG0 SATALED0/DEBUG8 PM_SATA_LED
C23 E19

(0
DEVSLP1/DEBUG1 SATALED1/DEBUG9 PM_SATA_LED
A22 DEVSLP2/DEBUG2 SATALED2/DEBUG10 A20
D21 B20 PM_SATA_LED
DEVSLP3/DEBUG3 SATALED3/DEBUG11
LED

C22 C20 PM_SATA_LED


DEVSLP4/DEBUG4 SATALED4/DEBUG12 PM_SATA_LED
C21 DEVSLP5/DEBUG5 SATALED5/DEBUG13 A19
B PM_SATA_LED B
B19

00 RM 亮樂
SATALED6/DEBUG14 PM_SATA_LED
SATALED7/DEBUG15 C19
VCC33
R664 20K/4 IFDET0 C8
R657 20K/4 IFDET1 IFDET0 PREXT R932 12.1KR1%/4
A7 IFDET1 PREXT C9
0:SATA Mode PROMONTORY
1:PCIE Mode FCH

SATA Re-driver
68 A工 ) MAX 130mA
VCC3
C496 C10u6.3X6

76
C520 C0.1u16X4

程  
10
20

U56
VCC-1
VCC-2

SATA_TX4+ C528 C0.01u25X4 SATATX4+ 1 15 ASM1467TX0 C492 C0.1u16X4 ASM1467_TX0 [25]


AIP AOP

0)
SATA_TX4- C529 C0.01u25X4 SATATX4- 2 14 ASM1467TX0# C493 C0.1u16X4 ASM1467_TX0# [25]
AIN AON
SATA_RX4+ C531 C0.01u25X4 SATARX4+ 5 11 ASM1467RX0 C495 C0.1u16X4 ASM1467_RX0 [25]
SATA_RX4- C530 C0.01u25X4 SATARX4- BOP BIP ASM1467RX0# C494 C0.1u16X4
4 12 ASM1467_RX0# [25]


BON BIN

A 7 DE1A R577 4.7K/4 VCC3 DE1A R562 X_4.7K/4 A


SMBC_A0 DE_A DE1B R570 4.7K/4 DE1B R617 X_4.7K/4
TP16 18 SMB_SCK DE_B 8
TP27 SMBD_A0 19 SMB_DATA R567 2KR1%/4 Adjust to 3dB
REXT 9
PIN17: R568 0R/4 MOSEL 17
1:PCIE MOSEL
RSVD 16
0:SATA R556 4.7K/4 CMPL_EN0 13 ASM1467_TX0 R915 100KR/4
GND-1
GND-2
GND-3

CMPL_EN
CMPL_EN:
ASM1467_TX0#
ASM1467_RX0
R914
R912
100KR/4
100KR/4 MICRO-START INT'L CO.,LTD.
1:SATA Complance mode ASM1467_RX0# R913 100KR/4 Title
0:Normal mode ASM1467_QFN20-RH Promontory-PCIE/SATA/SATAE
3
6
21

Size Document Number Rev


Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 14 of 78
5 4 3 2 1
5 4 3 2 1

00
0 M
FCH1B
USB

RD 179 SI 
[45] PM_USB_SSTX0+ AF16 USB_SS_TXP0 USB_HSDP0 AE1
D [45] PM_USB_SSTX0- AE16 USB_SS_TXN0 USB_HSDN0 AE2 D
JUSB4 AF17 AC6
[45] PM_USB_SSTX1+ USB_SS_TXP1 USB_HSDP1 PM_USB1+ [43]
[45] PM_USB_SSTX1- AE17 USB_SS_TXN1 USB_HSDN1 AC5 PM_USB1- [43]
AF18 JUSB1
[47] PM_USB_SSTX2+ USB_SS_TXP2
[47] PM_USB_SSTX2- AE18 USB_SS_TXN2 USB_HSDP2 Y3 PM_USB2+ [43]
JUSB5 AF20 Y4
[47] PM_USB_SSTX3+ USB_SS_TXP3 USB_HSDN2 PM_USB2- [43]
[47] PM_USB_SSTX3- AE20 USB_SS_TXN3 USB_HSDP3 AB1 PM_USB3+ [37]
AF21 USB_SS_TXP4 USB_HSDN3 AB2 PM_USB3- [37]
AE21 With PS2
USB_SS_TXN4

(C 67
AF22 USB_SS_TXP5 USB_HSDP4 AD1 PM_USB4+ [37]
AE22 USB_SS_TXN5 USB_HSDN4 AD2 PM_USB4- [37]
USB_HSDP5 AD4 PM_USB5+ [44]
AD3 FRONT TYPE C-Pin Header
USB_HSDN5 PM_USB5- [44]
[45] PM_USB_SSRX0+ AB15 USB_SS_RXP0

)2   CON
[45] PM_USB_SSRX0- AC15 USB_SS_RXN0 USB_HSDP6 AA1 PM_USB6+ [46]

USB3.0
JUSB4 AC16 AA2

USB2.0
[45] PM_USB_SSRX1+ USB_SS_RXP1 USB_HSDN6 PM_USB6- [46] JUSB5
[45] PM_USB_SSRX1- AB16 USB_SS_RXN1 USB_HSDP7 Y5 PM_USB7+ [46]
[47] PM_USB_SSRX2+ AB18 USB_SS_RXP2 USB_HSDN7 Y6 PM_USB7- [46]
[47] PM_USB_SSRX2- AC18 USB_SS_RXN2
JUSB5 AC19 AB5
[47] PM_USB_SSRX3+ USB_SS_RXP3 USB_HSDP8
[47] PM_USB_SSRX3- AB19 USB_SS_RXN3 USB_HSDN8 AB6
AC21 USB_SS_RXP4 USB_HSDP9 AB4 PM_USB9+ [40]
AB21 AB3 Flash BIOS
USB_SS_RXN4 USB_HSDN9 PM_USB9- [40]
AF24

0
USB_SS_RXP5
AE24 USB_SS_RXN5 USB_HSDP10 W5 PM_USB10+ [45]

石 17 jon FID
USB_HSDN10 W6 PM_USB10- [45]
V3 JUSB4
USB_HSDP11 PM_USB11+ [45]
USB_HSDN11 V4 PM_USB11- [45]
[44] PM_USB31_TX0+ AE12 USB_SSP_TXP0
FRONT TYPE C AF12 V1
[44] PM_USB31_TX0- USB_SSP_TXN0 USB_HSDP12 PM_USB12+ [43]
AE14 USB_SSP_TXP1 USB_HSDN12 V2 PM_USB12- [43]
C AF14 W1 JUSB2 C
USB_SSP_TXN1 USB_HSDP13 PM_USB13+ [43]
USB_HSDN13 W2 PM_USB13- [43]
[44] PM_USB31_RX0+ AB11 USB_SSP_RXP0
FRONT TYPE C AA11
[44] PM_USB31_RX0- USB_SSP_RXN0

阿 04 ep EN
AC13 USB_SSP_RXP1
AB13 USB_SSP_RXN1 PPON_0 AF6
3VSB AE6
PPON_1
PPON_2 AF7
PPON_3 AE7
R635 4.7KR/4 PM_OC0# [44] PM_OC0# PM_OC0# AF1 AD7
R634 4.7KR/4 PM_OC1# PM_OC1# USB_OC0N PPON_4
AF2 AC7

PPON
[42] PM_OC1# USB_OC1N PPON_5
R633 4.7KR/4 PM_OC2# PM_OC2#

鋒 06 ei TI
[45] PM_OC2# AE3 USB_OC2N PPON_6 AB7
R916 4.7KR/4 PM_OC3# PM_OC3# AF3 AA7
USB_OC3N PPON_7

OC
R917 4.7KR/4 PM_OC4# [46] PM_OC4# PM_OC4# AF4 AC9
R632 4.7KR/4 PM_OC5# PM_OC5# USB_OC4N PPON_8
AE4 USB_OC5N PPON_9 AB9
R918 4.7KR/4 PM_OC6# [42] PM_OC6# PM_OC6# AE5 AA9
R631 4.7KR/4 PM_OC7# PM_OC7# USB_OC6N PPON_10
[37,40,43] PM_OC7# AF5 USB_OC7N PPON_11 AF9
PPON_12 AE9
AD9

01 (裴 AL
R930 12.1KR1%/4 UREXT PPON_13
AF10 UREXT
PROMONTORY
FCH

(0 B

00 RM 亮樂
68 A工 )
76 程  
A

0) 課 Title
MICRO-START INT'L CO.,LTD.
A

Promontory-USB/OC
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 15 of 78
5 4 3 2 1
5 4 3 2 1

VCC3

00 R534 0R0402 APU_CLKP_C


FCH1C
CLOCKS

M
A8 AC26

0
[7] APU_CLKP APU_CLKP GPP_CLKP0 PE_LAN_CLKP [33]
R939 10KR/4 CLKREQ7 [7] APU_CLKN R540 0R0402 APU_CLKN_C A9 AC25 PE_LAN_CLKN [33]
APU_CLKN GPP_CLKN0

GPP_CLKP1 AA26 PE1_GPP_CLKP [21]

RD 179 SI 
R716 1KR/4 CLKREQ0 AA25 PE1_GPP_CLKN [21]
R707 1KR/4 CLKREQ1 CLKREQ0 GPP_CLKN1
D AD26 GPP_CLKREQ0N D
R937 1KR/4 CLKREQ2 CLKREQ1 AD25 Y26 PE3_GPP_CLKP [21]
R940 1KR/4 CLKREQ3 CLKREQ2 GPP_CLKREQ1N GPP_CLKP2
AD23 GPP_CLKREQ2N GPP_CLKN2 Y25 PE3_GPP_CLKN [21]
R942 1KR/4 CLKREQ4 CLKREQ3 W22
R941 1KR/4 CLKREQ5_M2_2 CLKREQ4 GPP_CLKREQ3N
AA23 GPP_CLKREQ4N/DEBUG16 GPP_CLKP3 V26 PE5_GPP_CLKP [21]
R935 1KR/4 CLKREQ6_ASM1142 CLKREQ5_M2_2 Y22 V25 PE5_GPP_CLKN [21]
R938 X_1KR/4 CLKREQ7 CLKREQ6_ASM1142 GPP_CLKREQ5N/DEBUG17 GPP_CLKN3
AA22 GPP_CLKREQ6N/DEBUG18
CLKREQ7 AC23 AB26 PE6_GPP_CLKP [21]
GPP_CLKREQ7N/DEBUG19 GPP_CLKP4
GPP_CLKN4 AB25 PE6_GPP_CLKN [21]

(C 67
[24] DEVSLP4 DEVSLP4 A10 SATAE_CLKREQ0N
B10 SATAE_CLKREQ1N GPP_CLKP5 Y24 M2_2_GPP_CLKP [26]
GPP_CLKN5 Y23 M2_2_GPP_CLKN [26]
PM_X1_25_R R952 0R0402 PM_X1_25 AE10 W26 GPP_CLKP6
XI GPP_CLKP6 TP45

)2   CON
W25 GPP_CLKN6
GPP_CLKN6 TP44

2
3
GPP_CLKP7 W24
Y3 W23
25MHZ18p C631 PM_X2_25 GPP_CLKN7
AD10 XO
C10p50N0402
PROMONTORY
1
4

FCH

0
PM_X2_25_R R954 0R0402

石 17 jon FID
D04-1006700-F07

C Follow CRB VerF C


VCC3 3VSB

FCH1D

阿 04 ep EN
[52,68] PM_PWRGD R717 0R0402 PWR_GD C25 V5 PEWAKEN R919 0R0402 APU_WAKE# [6,19,24,26,41] R708
PWR_GD PEWAKEN
4.7KR/4
R920 0R0402 PERSTIN V6 AC10 PM_GPP_RST

VCC33
[20] PCIERST#_PROM PERSTN ACPI GPP_RSTN C957 X_C100p50N
PM_GPP_RST [23]
PM_SMI R1035 0R0402
[21,33] PM_WAKE# R714 X_0R0402 PGG_INIT AE26
GPP_INTN

G
B7 PM_SMI PM_INI R702 X_0R0402 APU_LPC_PME# APU_LPC_PME# [6,22]

D
SMI

鋒 06 ei TI
APU_WAKE# R850 0R0402 PM_WAKE# C26 A21 PM_INI
R709 4.7KR/4 PGG_INIT FAN_CTRL/DEBUG21 INT_GPIO/DEBUG6 Q122
D25 TACH_IN/DEBUG20 FAN 2N7002
R928 4.7KR/4 PM_SCLK
R929 4.7KR/4 PM_SDATA PM_SCLK E8 A1 PM_GPIO_R0 VCC33 GPIO_R4:
PM_SDATA SMCL GPIO_R0 PM_GPIO_R1 0:GPP clock source from Crystal, also enables GPIO_R8
R925 10KR/4 UART_RX
F8 SMDA SMBus GPIO_R1 B3
C4 PM_GPIO_R2 1:GPP clock source from APU_CLKP/N
GPIO

01 (裴 AL
GPIO_R2 PM_GPIO_R3 PM_GPIO_R0 R638 200KR/4
GPIO_R3 A3
UART_RX E7 A24 PM_GPIO_R4 PM_GPIO_R1 R639 200KR/4 GPIO_R5:
UART_TX UART_RX GPIO_R4/DEBUG22 PM_GPIO_R5 PM_GPIO_R2 R922 200KR/4 0:USBC SSC Enable
D7 UART_TX GPIO_R5/DEBUG23 A26
R693 200KR/4 PM_TCK TCK/TDO: E25 PM_GPIO_R6 PM_GPIO_R3 R640 200KR/4 1:USBC SSC Disable
R689 200KR/4 PM_TDO 00:Debug signal group 0 output GPIO_R6/DEBUG24 PM_GPIO_R7
GPIO_R7/DEBUG25 B26
01:Debug signal group 1 output PM_SPI_CLK_R C5 F24 PM_GPIO_R8 PM_GPIO_R4 R695 200KR/4 GPIO_R6:
R692 X_1KR/4 PM_TCK 10:Debug signal group 2 output SPI_SCK GPIO_R8/DEBUG26 PM_GPIO_R9 PM_GPIO_R5 R698 X_200KR/4 0:SATA SSC Enable
A5 SPI_CS GPIO_R9/DEBUG27 E22 PM_GPIO_R9 [57]
R688 X_1KR/4 PM_TDO 11:Debug signal group 3 output PM_SPI_DATAIN B5 E26 PM_GPIO_R6 R728 200KR/4 1:SATA SSC Disable

(0
PM_SPI_DATAOUTA4 SPI_SDI
SPI_SDO
SPI GPIO_R10/DEBUG28
GPIO_R11/DEBUG29 F23 PM_GPIO_R11 PM_GPIO_R7 R724 200KR/4
F26 PM_GPIO_R8 R711 200KR/4 GPIO_R7:
PM_TCK GPIO_R12/DEBUG30 PM_GPIO_R9 R883 200KR/4 0:SATA Express SSC Enable
B23 TCK GPIO_R13/DEBUG31 E23
R705 X_200KR/4 PM_DBUGEN Debug Enable: TP19 PM_TDI C24 B21 PM_GPIO_R11 R712 200KR/4 1:SATA Express SSC Disable
B R704 1KR/4 PM_DBUGEN 0:Function mode PM_TDO TDI GPIO_R14/DEBUG7 B
A23

00 RM 亮樂
1:Debug mode TP18 PM_TMS TDO R694 X_1KR/4 PM_GPIO_R4 GPIO_R8:(Enabled from GPIO_R4)
D24 TMS
TP17 PM_RTCK F25 B1 LAN_BIOS_OFF# R697 1KR/4 PM_GPIO_R5 0:GPP SSC Enable
RTCK GPIO0 LAN_BIOS_OFF# [33] 1:GPP SSC Disable
B4 ASM_BIOS_OFF# R730 X_1KR/4 PM_GPIO_R6
R931 200KR/4 PM_PKG0 MISC GPIO1
GPIO2 C6 GPIO2
ASM_BIOS_OFF# [41]
R721 X_1KR/4 PM_GPIO_R7
R656 200KR/4 PM_PKG1 PM_TESTEN AF26 B6 GPIO3 For BOM Option R710 X_1KR/4 PM_GPIO_R8 GPIO_R11:
PM_DBUGEN B25 TESTEN GPIO3 GPIO4 R884 X_1KR/4 PM_GPIO_R9 0:GPP clock output Disabled
DEBUG_ENABLE GPIO4 A6
R934 X_0R0402EFUSE_PWR Y21 B2 GPIO5 R713 X_1KR/4 PM_GPIO_R11 1:GPP clock output Enabled
R706 X_200KR/4 PM_TESTEN TESTEN: EFUSE_PWR GPIO5 GPIO6
GPIO6 C7 Board ID
R699 1KR/4 PM_TESTEN 0:Function mode PM_PKG0 D9 A2 GPIO7
PKG0 GPIO7

68 A工 )
1:Test mode PM_PKG1 D8 PKG1
PROMONTORY BOM OPTION
FCH VCC33
VCC3

LAN_BIOS_OFF# R660 200KR/4 R629 X_10KR/4 GPIO2 R630 10KR/4


VCC33 VCC33 ASM_BIOS_OFF# R659 200KR/4 R642 X_10KR/4 GPIO3 R641 10KR/4

76
R652 X_10KR/4 GPIO4 R655 10KR/4

程  
R927 200KR/4 UART_TX UART_TX/SPI_SDI: R921 200KR/4 PM_SPI_CLK_R SPI_SDO/SPI_SCK:
R649 200KR/4 PM_SPI_DATAIN GPP_Group1 R645 X_200KR/4 PM_SPI_DATAOUT GPP_Group0
00:Reserved 00:Reserved Board ID
R926 X_1KR/4 UART_TX 01:By1X4 R924 X_1KR/4 PM_SPI_CLK_R 01:By1X4 VCC33 FULL
PM_SPI_DATAIN 10:By2X1+By1X2 PM_SPI_DATAOUT 10:By2X1+By1X2

0)
R648 X_1KR/4 R643 1KR/4
11:By4X1 11:By4X2 R947 1KR/4 GPIO5 R957 X_200KR/4
R948 X_1KR/4 GPIO6 R950 200KR/4 GPIO2 0
R949 X_1KR/4 GPIO7 R951 200KR/4


A GPIO3 0 A

GPIO4 0

MICRO-START INT'L CO.,LTD.


Title
Promontory-CLK/ACPI/GPIO
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 16 of 78
5 4 3 2 1
5 4 3 2 1

00
0 M
RD 179 SI 
VCC25 VCC25
D
5.5A 900mA PM_2P5V VCC25 D
VDD105 VCC25
PM_1P05 VDD105 FCH1E
H15 VDD105_0 POWER
H17 C1 C967 C0.1u16X4 C931 C180P50N
L24 30L3A-15_0805-RH VDD105_1 VCC25_0 L25 30L3A-15_0805-RH C577 C22u6.3X6 C599 C0.1u16X4
J11 VDD105_2 VCC25_1 C2
K8 C3 C606 C0.1u16X4 C930 C180P50N
L23 30L3A-15_0805-RH C579 C22u6.3X6 VDD105_3 VCC25_2 C583 C22u6.3X6 C600 C0.1u16X4
K9 VDD105_4 VCC25_3 D1
K13 D2 C589 C0.1u16X4
VDD105_5 VCC25_4

(C 67
C574 C22u6.3X6 K14 D3 C582 C22u6.3X6
VDD105_6 VCC25_5 C938 C0.1u16X4
K17 VDD105_7 VCC25_6 D4
C571 C22u6.3X6 L8 D5 C953 C0.1u16X4
VDD105_8 VCC25_7 C934 C0.1u16X4
L17 VDD105_9 VCC25_8 D6
C572 C22u6.3X6 M17 E1 C933 C0.1u16X4
VDD105_10 VCC25_9

)2   CON
N17 E2 C948 C0.1u16X4
C575 C22u6.3X6 VDD105_11 VCC25_10
P7 VDD105_12 VCC25_11 E3
P8 E4 C962 C0.1u16X4
C580 C22u6.3X6 VDD105_13 VCC25_12 C601 C0.1u16X4
P17 VDD105_14 VCC25_13 E5
R1 E6 C947 C0.1u16X4
C585 C22u6.3X6 VDD105_15 VCC25_14 C958 C0.1u16X4
R2 VDD105_16 VCC25_15 F6
R3 K11 C598 C0.1u16X4
C655 C10u6.3X6 VDD105_17 VCC25_16
R4 VDD105_18 VCC25_17 K12
R5 K15 C963 C0.1u16X4
C697 C10u6.3X6 VDD105_19 VCC25_18 C946 C0.1u16X4
R6 K16

0
VDD105_20 VCC25_19 C590 C0.1u16X4
R7 VDD105_21 VCC25_20 M8

石 17 jon FID
R8 M19 C595 C0.1u16X4
VDD105 VDD105_22 VCC25_21
R17 VDD105_23 VCC25_22 N8
T1 VDD105_24 VCC25_23 N19
T2 P19 Close to FCH Power Pin
C964 C0.1u16X4 VDD105_25 VCC25_24
T3 VDD105_26 VCC25_25 R19
C952 C0.1u16X4 T4 V12
C C612 C0.1u16X4 VDD105_27 VCC25_26 C
T5 VDD105_28 VCC25_27 V13
C940 C0.1u16X4 T6 V17
C936 C0.1u16X4 VDD105_29 VCC25_28 VCC33
T7
T8
VDD105_30 200mA VCC3 VCC33
VDD105_31

阿 04 ep EN
C935 C0.1u16X4 T17 VCC33
C945 C0.1u16X4 VDD105_32 C969 C0.1u16X4
U1 VDD105_33
C951 C0.1u16X4 U2 G9 C968 C0.1u16X4
C959 C0.1u16X4 VDD105_34 VCC33_0 L30 30L3A-15_0805-RH C680 C22u6.3X6 C944 C0.1u16X4
U3 VDD105_35 VCC33_1 L18
C950 C0.1u16X4 U4
U5
VDD105_36 VCC33_2 Y20 70mA
C955 C0.1u16X4 VDD105_37 VSUS33 VSUS33
U6 VDD105_38
C939 C0.1u16X4

鋒 06 ei TI
U7 VDD105_39
C960 C0.1u16X4 U8 V8
C961 C0.1u16X4 VDD105_40 VSUS33_0 3VSB C626 C0.1u16X4
U17 VDD105_41 VSUS33_1 AA8
C965 C0.1u16X4 V9 AB8 VSUS33 C620 C0.1u16X4
VDD105_42 VSUS33_2 C619 C0.1u16X4
V10 VDD105_43 VSUS33_3 AC8
C593 C0.1u16X4 V11 AD8
C592 C0.1u16X4 VDD105_44 VSUS33_4 L26 220L2A-50 C622 C22u6.3X6
V14 VDD105_45 VSUS33_5 AE8
C932 C0.1u16X4 V15 AF8 50mA

01 (裴 AL
C603 C0.1u16X4 VDD105_46 VSUS33_6 C621 C10u6.3X6 C625 C0.1u16X4
V16 VDD105_47
C586 C0.1u16X4 V20 VSUS105 C627 C0.1u16X4
VDD105_48 C937 C0.1u16X4
V21 VDD105_49
C611 C0.1u16X4 W11 V7
C602 C0.1u16X4 VDD105_50 VSUS105_0
W13 VDD105_51 VSUS105_1 W15
C966 C0.1u16X4 W16
C954 C0.1u16X4 VDD105_52 PM_1P05_S5 VSUS105 VSUS105
C941 C0.1u16X4 PROMONTORY

(0
FCH
C949 C0.1u16X4
VDD105 L28 220L2A-50 C653 C22u6.3X6 C956 C0.1u16X4
B B

00 RM 亮樂
C942 C180P50N

C943 C180P50N

68 A工 )
76 程  
A

0) 課 Title
MICRO-START INT'L CO.,LTD.
A

Promontory-Power
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 17 of 78
5 4 3 2 1
A
B
C
D

5
5

00

V24
V23
V22
U16
U12
U10
R15
R14
R13
R12
R11
R10
N12
N11
N10

T16
T15
T14
T13
T12
T11
T10
P15
P14
P13
P12
P11
P10
N15
N14
N13
K10

L16
L11
L10
W21

M15
M14
M13
M12
M11
M10
M7
0
FCH1F

GND_9
GND_8
GND_7
GND_6
GND_5
GND_4
GND_3
GND_2
GND_1
GND_0

GND_42
GND_41
GND_40
GND_39
GND_38
GND_37
GND_36
GND_35
GND_34
GND_33
GND_32
GND_31
GND_30
GND_29
GND_28
GND_27
GND_26
GND_25
GND_24
GND_23
GND_22
GND_21
GND_20
GND_19
GND_18
GND_17
GND_16
GND_15
GND_14
GND_13
GND_12
GND_11
GND_10

GNDA_0 AF25
AF23 GNDA_185 GNDA_1 A25
AF19 GNDA_184 GNDA_2 B8
AF15 GNDA_183 GNDA_3 B9
AF13 GNDA_182 GNDA_4 B24
AF11 GNDA_181 GNDA_5 C10
AE25 GNDA_180 GNDA_6 C11
AE23 GNDA_179 GNDA_7 C12
AE19 GNDA_178 GNDA_8 C13
AE15 C14
0 GNDA_177 GNDA_9

4
4

AE13 GNDA_176 GNDA_10 C15


AE11 GNDA_175 GNDA_11 C16
AD24 GNDA_174 GNDA_12 C17
AD22 GNDA_173 GNDA_13 C18
AD21 GNDA_172 GNDA_14 D10
AD20 GNDA_171 GNDA_15 D19
AD19 GNDA_170 GNDA_16 D20
AD18 GNDA_169 GNDA_17 D22
AD17 GNDA_168 GNDA_18 D23
AD16 GNDA_167 GNDA_19 D26
M

AD15 GNDA_166 GNDA_20 E9


AD14 GNDA_165 GNDA_21 E10
AD13 GNDA_164 GNDA_22 E24
AD12 GNDA_163 GNDA_23 F1
AD11 GNDA_162 GNDA_24 F2
AD6 GNDA_161 GNDA_25 F3
AD5 GNDA_160 GNDA_26 F4
AC24 GNDA_159 GNDA_27 F5
AC22 GNDA_158 GNDA_28 F9
AC20 GNDA_157 GNDA_29 F10
AC17 GNDA_156 GNDA_30 F11
AC14 GNDA_155 GNDA_31 F12
AC12 GNDA_154 GNDA_32 F13
AC11 GNDA_153 GNDA_33 F14

(0 AC4
AC3
AC2
AC1
AB24
GNDA_152
GNDA_151
GNDA_150
GNDA_149
GNDA_148
GNDA_34
GNDA_35
GNDA_36
GNDA_37
GNDA_38
F15
F16
F17
F18
F19
RD 179 SI 

AB23 GNDA_147 GNDA_39 F22


AB22 GNDA_146 GNDA_40 G3
AB20 GNDA_145 GNDA_41 G6
AB17 G22
PROMONTORY

GNDA_144 GNDA_42
AB14 GNDA_143 GNDA_43 G23
(C 67 GNDC

AB12 GNDA_142 GNDA_44 G24


AB10 G25

3
3

GNDA_141 GNDA_45
AA24 GNDA_140 GNDA_46 G26
AA21 GNDA_139 GNDA_47 H1
AA20 GNDA_138 GNDA_48 H2
AA19 GNDA_137 GNDA_49 H3
AA18 GNDA_136 GNDA_50 H4
AA17 GNDA_135 GNDA_51 H5
AA16 GNDA_134 GNDA_52 H6
AA15 H22
)2   O N

GNDA_133 GNDA_53
AA14 GNDA_132 GNDA_54 H23
AA13 GNDA_131 GNDA_55 J3
AA12 GNDA_130 GNDA_56 J6
AA10 GNDA_129 GNDA_57 J22
AA6 GNDA_128 GNDA_58 J23
AA5 GNDA_127 GNDA_59 J25
AA4 GNDA_126 GNDA_60 J26
AA3 GNDA_125 GNDA_61 K1
Y2 K2
76 Y1
W4
W3
U26
GNDA_124
GNDA_123
GNDA_122
GNDA_121
GNDA_62
GNDA_63
GNDA_64
GNDA_65
K3
K4
K5
K6
GNDA_120 GNDA_66
U25 GNDA_119 GNDA_67 K23
石 17 jon FID

U24 GNDA_118 GNDA_68 K24


U23 GNDA_117 GNDA_69 L3
U22 GNDA_116 GNDA_70 L6
GNDA_71 L9
0)
GNDA_115
GNDA_114
GNDA_113
GNDA_112
GNDA_111
GNDA_110
GNDA_109
GNDA_108
GNDA_107
GNDA_106
GNDA_105
GNDA_104
GNDA_103
GNDA_102
GNDA_101
GNDA_100
GNDA_99
GNDA_98
GNDA_97
GNDA_96
GNDA_95
GNDA_94
GNDA_93
GNDA_92
GNDA_91
GNDA_90
GNDA_89
GNDA_88
GNDA_87
GNDA_86
GNDA_85
GNDA_84
GNDA_83
GNDA_82
GNDA_81
GNDA_80
GNDA_79
GNDA_78
GNDA_77
GNDA_76
GNDA_75
GNDA_74
GNDA_73
GNDA_72

FCH
阿 04 ep EN T9
P9
P6
P5
P4
P3
P2
P1

U9
R9
N9
N6
N3
M9
M6
M5
M4
M3
M2
M1
L21
L15
L14
L13
L12

T26
T25
P24
P21
P16

U21
U15
U14
U13
U11
R21
R16
N26
N23
N21
N16
M24
M21
M16

2
2

鋒 06 ei TI


01 (裴 AL
00 RM 亮樂

Title

Size

Date:
68 A工 )
Custom
Document Number
 
MS-7A31..G
Promontory-GND

Tuesday, December 13, 2016


1
1

Sheet
18
of
78
1.0
Rev
MICRO-START INT'L CO.,LTD.
A
B
C
D
8 7 6 5 4 3 2 1

3.3V 3.0A
PCI EXPRESS x16 Slot PCI EXPRESS x8 Slot

00

MEC1
12V 5.5A

MEC1
+12V PCI_E2 +12V

MEC1
B1 A1 +12V PCI_E4
12V-3 PRSNT1#
B2 A2 Trace width > 200 mils

MEC1
12V-4 12V-1

M
B3 A3 B1 A1

0
RSVD5 12V-2 12V-1 PRSNT1#
B4 GND-35 GND-1 A4 B2 12V-2 12V-3 A2 +12V
SCLK_PCIE B5 A5 B3 A3
[20,21] SCLK_PCIE SMCLK JTAG2 RSVD5 12V-4
SDATA_PCIE B6 A6 B4 A4
[20,21] SDATA_PCIE SMDAT JTAG3 GND-1 GND-20

RD 179 SI 
B7 A7 SCLK_PCIE B5 A5
GND-36 JTAG4 [20,21] SCLK_PCIE SMCLK JTAG2
D VCC3 B8 A8 SDATA_PCIE B6 A6 D
3.3V-3 JTAG5 [20,21] SDATA_PCIE SMDAT JTAG3
B9 JTAG1 3.3V-1 A9 VCC3 B7 GND-2 JTAG4 A7
VCC3
3VSB B10 3.3VAUX 3.3V-2 A10 B8 3.3V-1 JTAG5 A8
[6,16,24,26,41] APU_WAKE# APU_WAKE# B11 A11 B9 A9
WAKE# PWRGD PCIERST#_PCIE2 [20] JTAG1 3.3V-2 VCC3
X2 X2 X3 X3 3VSB B10 3.3VAUX 3.3V-3 A10
[6,16,24,26,41] APU_WAKE# B11 WAKE# PWRGD A11 PCIERST#_PCIE4 [20]
B12 RSVD6 GND-2 A12 X3 X3 X2 X2
B13 A13 PE16_GFX_CLKP_C R457 0R0402
GND REFCLK+ PE16_GFX_CLKP [7]
C475 C0.22u6.3X4 GFX_TXP0_C B14 A14 PE16_GFX_CLKN_C R458 0R0402 B12 A12
[4] GFX_TXP0 HSOP0 REFCLK- PE16_GFX_CLKN [7] RSVD6 GND-21

(C 67
C476 C0.22u6.3X4 GFX_TXN0_C B15 A15 B13 A13 PE8_GFX_CLK0P_C R518 0R0402
[4] GFX_TXN0 HSON0 GND-3 GND-3 REFCLK+ PE8_GFX_CLK0P [7]
B16 A16 GFX_RXP0 C659 C0.22u6.3X4 PE4_X8_TXP_0 B14 A14 PE8_GFX_CLK0N_C R533 0R0402
GND-37 HSIP0 GFX_RXP0 [4] [20] PE4_X8_TXP0 HSOP0 REFCLK- PE8_GFX_CLK0N [7]
B17 A17 GFX_RXN0 C660 C0.22u6.3X4 PE4_X8_TXN_0 B15 A15
PRSNT2#1 HSIN0 GFX_RXN0 [4] [20] PE4_X8_TXN0 HSON0 GND-22
B18 GND-38 GND-4 A18 B16 GND-4 HSIP0 A16 PE4_X8_RXP0 [20]
X8_ENABLE# B17 A17
PRSNT2#1 HSIN0 PE4_X8_RXN0 [20]

)2   CON
B18 GND-5 GND-23 A18
C477 C0.22u6.3X4 GFX_TXP1_C B19 A19
[4] GFX_TXP1 HSOP1 RSVD1
C478 C0.22u6.3X4 GFX_TXN1_C B20 A20
[4] GFX_TXN1 HSON1 GND-5
B21 A21 GFX_RXP1 C661 C0.22u6.3X4 PE4_X8_TXP_1 B19 A19
GND-39 HSIP1 GFX_RXP1 [4] [20] PE4_X8_TXP1 HSOP1 RSVD1
B22 A22 GFX_RXN1 C662 C0.22u6.3X4 PE4_X8_TXN_1 B20 A20
GND-40 HSIN1 GFX_RXN1 [4] [20] PE4_X8_TXN1 HSON1 GND-24
C479 C0.22u6.3X4 GFX_TXP2_C B23 A23 B21 A21
[4] GFX_TXP2 HSOP2 GND-6 GND-6 HSIP1 PE4_X8_RXP1 [20]
C480 C0.22u6.3X4 GFX_TXN2_C B24 A24 B22 A22
[4] GFX_TXN2 HSON2 GND-7 GND-7 HSIN1 PE4_X8_RXN1 [20]
B25 A25 GFX_RXP2 C663 C0.22u6.3X4 PE4_X8_TXP_2 B23 A23
GND-41 HSIP2 GFX_RXP2 [4] [20] PE4_X8_TXP2 HSOP2 GND-25
B26 A26 GFX_RXN2 C664 C0.22u6.3X4 PE4_X8_TXN_2 B24 A24
GND-42 HSIN2 GFX_RXN2 [4] [20] PE4_X8_TXN2 HSON2 GND-26
C481 C0.22u6.3X4 GFX_TXP3_C B27 A27 B25 A25

0
[4] GFX_TXP3 HSOP3 GND-8 GND-8 HSIP2 PE4_X8_RXP2 [20]
C482 C0.22u6.3X4 GFX_TXN3_C B28 A28 B26 A26
[4] GFX_TXN3 HSON3 GND-9 GND-9 HSIN2 PE4_X8_RXN2 [20]

石 17 jon FID
B29 A29 GFX_RXP3 C665 C0.22u6.3X4 PE4_X8_TXP_3 B27 A27
GND-43 HSIP3 GFX_RXP3 [4] [20] PE4_X8_TXP3 HSOP3 GND-27
B30 A30 GFX_RXN3 C666 C0.22u6.3X4 PE4_X8_TXN_3 B28 A28
RSVD7 HSIN3 GFX_RXN3 [4] [20] PE4_X8_TXN3 HSON3 GND-28
B31 PRSNT2#2 GND-10 A31 B29 GND-10 HSIP3 A29 PE4_X8_RXP3 [20]
B32 GND-44 RSVD2 A32 B30 RSVD7 HSIN3 A30 PE4_X8_RXN3 [20]
X8_ENABLE# B31 A31
PRSNT2#2 GND-29
B32 GND-11 RSVD2 A32
C C483 C0.22u6.3X4 GFX_TXP4_C B33 A33 C
[4] GFX_TXP4 HSOP4 RSVD3
C484 C0.22u6.3X4 GFX_TXN4_C B34 A34
[4] GFX_TXN4 HSON4 GND-11
B35 A35 GFX_RXP4 C667 C0.22u6.3X4 PE4_X8_TXP_4 B33 A33
GND-45 HSIP4 GFX_RXP4 [4] [20] PE4_X8_TXP4 HSOP4 RSVD3
B36 A36 GFX_RXN4 C668 C0.22u6.3X4 PE4_X8_TXN_4 B34 A34
GND-46 HSIN4 GFX_RXN4 [4] [20] PE4_X8_TXN4 HSON4 GND-30

阿 04 ep EN
C485 C0.22u6.3X4 GFX_TXP5_C B37 A37 B35 A35
[4] GFX_TXP5 HSOP5 GND-12 GND-12 HSIP4 PE4_X8_RXP4 [20]
C472 C0.22u6.3X4 GFX_TXN5_C B38 A38 B36 A36
[4] GFX_TXN5 HSON5 GND-13 GND-13 HSIN4 PE4_X8_RXN4 [20]
B39 A39 GFX_RXP5 C669 C0.22u6.3X4 PE4_X8_TXP_5 B37 A37
GND-47 HSIP5 GFX_RXP5 [4] [20] PE4_X8_TXP5 HSOP5 GND-31
B40 A40 GFX_RXN5 C670 C0.22u6.3X4 PE4_X8_TXN_5 B38 A38
GND-48 HSIN5 GFX_RXN5 [4] [20] PE4_X8_TXN5 HSON5 GND-32
C486 C0.22u6.3X4 GFX_TXP6_C B41 A41 B39 A39
[4] GFX_TXP6 HSOP6 GND-14 GND-14 HSIP5 PE4_X8_RXP5 [20]
C473 C0.22u6.3X4 GFX_TXN6_C B42 A42 B40 A40
[4] GFX_TXN6 HSON6 GND-15 GND-15 HSIN5 PE4_X8_RXN5 [20]
B43 A43 GFX_RXP6 C671 C0.22u6.3X4 PE4_X8_TXP_6 B41 A41
GND-49 HSIP6 GFX_RXP6 [4] [20] PE4_X8_TXP6 HSOP6 GND-33
GFX_RXN6 C672 C0.22u6.3X4 PE4_X8_TXN_6

鋒 06 ei TI
B44 GND-50 HSIN6 A44 GFX_RXN6 [4] [20] PE4_X8_TXN6 B42 HSON6 GND-34 A42
C487 C0.22u6.3X4 GFX_TXP7_C B45 A45 B43 A43
[4] GFX_TXP7 HSOP7 GND-16 GND-16 HSIP6 PE4_X8_RXP6 [20]
C474 C0.22u6.3X4 GFX_TXN7_C B46 A46 B44 A44
[4] GFX_TXN7 HSON7 GND-17 GND-17 HSIN6 PE4_X8_RXN6 [20]
B47 A47 GFX_RXP7 C673 C0.22u6.3X4 PE4_X8_TXP_7 B45 A45
GND-51 HSIP7 GFX_RXP7 [4] [20] PE4_X8_TXP7 HSOP7 GND-35
B48 A48 GFX_RXN7 C674 C0.22u6.3X4 PE4_X8_TXN_7 B46 A46
PRSNT2#3 HSIN7 GFX_RXN7 [4] [20] PE4_X8_TXN7 HSON7 GND-36
B49 GND-52 GND-18 A49 B47 GND-18 HSIP7 A47 PE4_X8_RXP7 [20]
X8_ENABLE# B48 A48
PRSNT2#3 HSIN7 PE4_X8_RXN7 [20]
B49 A49

01 (裴 AL
C501 C0.22u6.3X4 PE2_X16_TXP8_C GND-19 GND-37
[20] PE2_X16_TXP8 B50 HSOP8 RSVD4 A50 X5 X5 X4 X4
C517 C0.22u6.3X4 PE2_X16_TXN8_C B51 A51
[20] PE2_X16_TXN8 HSON8 GND-19
B52 A52 PE2_X16_RXP8 PE2_X16_RXP8 [20] [20] X8_ENABLE# X8_ENABLE# B81 A81
GND-53 HSIP8 PE2_X16_RXN8 PRSNT2#4 HSIN15
B53 A53 X7 X6

X1
GND-54 HSIN8 PE2_X16_RXN8 [20] X7 X6
C510 C0.22u6.3X4 PE2_X16_TXP9_C B54 A54 VCC3 R731 4.7KR/4
[20] PE2_X16_TXP9 HSOP9 GND-20
C511 C0.22u6.3X4 PE2_X16_TXN9_C B55 A55 SLOT-PCI100P_BLACK-2PITCH-RH-5
[20] PE2_X16_TXN9

X1
HSON9 GND-21

1
B56 A56 PE2_X16_RXP9 PE2_X16_RXP9 [20]
GND-55 HSIP9 PE2_X16_RXN9
B57 A57

(0
GND-56 HSIN9 PE2_X16_RXN9 [20]
C512 C0.22u6.3X4 PE2_X16_TXP10_C B58 A58 D38
[20] PE2_X16_TXP10 HSOP10 GND-22
C513 C0.22u6.3X4 PE2_X16_TXN10_C B59 A59 ESD-SFI0402
[20] PE2_X16_TXN10 HSON10 GND-23
B60 A60 PE2_X16_RXP10 PE2_X16_RXP10 [20]

2
GND-57 HSIP10 PE2_X16_RXN10
B61 GND-58 HSIN10 A61 PE2_X16_RXN10 [20]
B C514 C0.22u6.3X4 PE2_X16_TXP11_C B
B62 A62

00 RM 亮樂
[20] PE2_X16_TXP11 HSOP11 GND-24
C515 C0.22u6.3X4 PE2_X16_TXN11_C B63 A63
[20] PE2_X16_TXN11 HSON11 GND-25 PE2_X16_RXP11
B64
B65
GND-59 HSIP11 A64
A65 PE2_X16_RXN11
PE2_X16_RXP11 [20] within 500mil
GND-60 HSIN11 PE2_X16_RXN11 [20]
C506 C0.22u6.3X4 PE2_X16_TXP12_C B66 A66
[20] PE2_X16_TXP12 HSOP12 GND-26
C507 C0.22u6.3X4 PE2_X16_TXN12_C B67 A67
[20] PE2_X16_TXN12 HSON12 GND-27
B68 A68 PE2_X16_RXP12 PE2_X16_RXP12 [20]
GND-61 HSIP12 PE2_X16_RXN12
B69 GND-62 HSIN12 A69 PE2_X16_RXN12 [20]
C508 C0.22u6.3X4 PE2_X16_TXP13_C B70 A70
[20] PE2_X16_TXP13 HSOP13 GND-28
C509 C0.22u6.3X4 PE2_X16_TXN13_C B71 A71
[20] PE2_X16_TXN13 HSON13 GND-29

68 A工 )
B72 A72 PE2_X16_RXP13 PE2_X16_RXP13 [20]
GND-63 HSIP13 PE2_X16_RXN13
B73 GND-64 HSIN13 A73 PE2_X16_RXN13 [20]
C502 C0.22u6.3X4 PE2_X16_TXP14_C B74 A74
[20] PE2_X16_TXP14 HSOP14 GND-30
C503 C0.22u6.3X4 PE2_X16_TXN14_C B75 A75
[20] PE2_X16_TXN14 HSON14 GND-31
B76 A76 PE2_X16_RXP14 PE2_X16_RXP14 [20]
GND-65 HSIP14 PE2_X16_RXN14
B77 GND-66 HSIN14 A77 PE2_X16_RXN14 [20]
C504 C0.22u6.3X4 PE2_X16_TXP15_C B78 A78
[20] PE2_X16_TXP15 HSOP15 GND-32
C505 C0.22u6.3X4 PE2_X16_TXN15_C B79 A79
[20] PE2_X16_TXN15

76
HSON15 GND-33 PE2_X16_RXP15
B80 GND-67 HSIP15 A80 PE2_X16_RXP15 [20]

 
B81 A81 PE2_X16_RXN15 PE2_X16_RXN15 [20]
PRSNT2#4 HSIN15
B82 RSVD8 GND-34 A82


X5 X4
X1

X5 X4
SLOT-PCI164P_BLACK-2PITCH-RH-51
X1

0)
+12V


+12V +12V +12V VCC3 VCC3 3VSB
A A
PCIE_PWR1
4 GND +12V 1
1

C675 C499
+

5 GND +12V 2
1

MEC1
EC35 EC38 C658 C500 C521 C693
+
C0.1u16X4

C0.1u16X4

C0.1u16X4 C0.1u16X4 EC36 C0.1u16X4 C0.1u16X4 C975 C976 C977 C978 6 3


2

GND +12V
MICRO-START INT'L CO.,LTD.
270u16SO

270u16SO

560u6.3SO C10u6.3X6 C10u6.3X6 C10u6.3X6 C10u6.3X6


2

PWRCONN6P_GRAY-RH-4

MEC1
Title
PCIE X16(X8*2) SLOT
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 19 of 78
8 7 6 5 4 3 2 1
5 4 3 2 1

SMBus separate circuit PCI EXPRESS Switch

00
VCC3
3VSB VCC3

SCLK_PCIE
SDATA_PCIE
R470
R465
2.2K/4
2.2K/4
For PCIE2 & PCIE4 C926 C0.1u16X4
C928 C0.1u16X4

SMB_SEL

0 M

19
21
26
31
34
39
41
9
U77
GPIO Default High

19
21
26
31
34
39
41
9
U79

VDD-1
VDD-2
VDD-3
VDD-4
VDD-5
VDD-6
VDD-7
VDD-8
RD 179 SI 
37

VDD-1
VDD-2
VDD-3
VDD-4
VDD-5
VDD-6
VDD-7
VDD-8
AOa+ PE4_X8_RXP4 [19]
D
AOa+ 37 PE4_X8_RXP0 [19] AOa- 36 PE4_X8_RXN4 [19] D
AOa- 36 PE4_X8_RXN0 [19] X8
SCLK1 R471 X_0R0402 SCLK_PCIE SCLK_PCIE [19,21] X8 1 33
[6] SCLK1 [4] GFX_RXP12 AI+ BOa+ PE4_X8_TXP4 [19]
SDATA1 R466 X_0R0402 SDATA_PCIE SDATA_PCIE [19,21] 1 33 2 32
[6] SDATA1 [4] GFX_RXP8 AI+ BOa+ PE4_X8_TXP0 [19] [4] GFX_RXN12 AI- BOa- PE4_X8_TXN4 [19]
[4] GFX_RXN8 2 AI- BOa- 32 PE4_X8_TXN0 [19]
[4] GFX_TXP12 5 BI+ AOb+ 3 PE2_X16_RXP12 [19]
[4] GFX_TXP8 5 BI+ AOb+ 3 PE2_X16_RXP8 [19] [4] GFX_TXN12 6 BI- AOb- 4 PE2_X16_RXN12 [19]
[4] GFX_TXN8 6 BI- AOb- 4 PE2_X16_RXN8 [19] X16
X16 BOb+ 7 PE2_X16_TXP12 [19]

(C 67
BOb+ 7 PE2_X16_TXP8 [19] BOb- 8 PE2_X16_TXN12 [19]
8 X8_M_EN# 30
BOb- PE2_X16_TXN8 [19] SEL
X8_M_EN# 30 SEL GND COa+ 28 PE4_X8_RXP5 [19]
GND COa+ 28
27
PE4_X8_RXP1 [19] COa- 27
X8
PE4_X8_RXN5 [19]
COa- PE4_X8_RXN1 [19]

)2   CON
X8 [4] GFX_RXP13 10 CI+ DOa+ 24 PE4_X8_TXP5 [19]
[4] GFX_RXP9 10 CI+ DOa+ 24 PE4_X8_TXP1 [19] [4] GFX_RXN13 11 CI- DOa- 23 PE4_X8_TXN5 [19]
[4] GFX_RXN9 11 CI- DOa- 23 PE4_X8_TXN1 [19]
[4] GFX_TXP13 14 DI+ COb+ 12 PE2_X16_RXP13 [19]
[4] GFX_TXP9 14 DI+ COb+ 12 PE2_X16_RXP9 [19] [4] GFX_TXN13 15 DI- COb- 13 PE2_X16_RXN13 [19]
[4] GFX_TXN9 15 DI- COb- 13 PE2_X16_RXN9 [19] X16

GND-10
X16 16

GND-1
GND-2
GND-3
GND-4
GND-5
GND-6
GND-7
GND-8
GND-9
DOb+ PE2_X16_TXP13 [19]

GND-10
16 17

GND-1
GND-2
GND-3
GND-4
GND-5
GND-6
GND-7
GND-8
GND-9
DOb+ PE2_X16_TXP9 [19] DOb- PE2_X16_TXN13 [19]
Main:D0G-05A0529-A68 DOb- 17 PE2_X16_TXN9 [19]

0
ASM1480_TQFN42
AVL:D0G-45B0510-I14

18
20
22
25
29
35
38
40
42
43
石 17 jon FID
ASM1480_TQFN42

18
20
22
25
29
35
38
40
42
43
VCC3

C927 C0.1u16X4
C D27 C925 C0.1u16X4 C
5

C923 C0.1u16X4
SCLK_PCIE 6 4 SDATA_PCIE C922 C0.1u16X4 VCC3 C924 C0.1u16X4
VCC3 C921 C0.1u16X4 C929 C0.1u16X4

阿 04 ep EN
1 3

X_ESD-AOZ8906C
2

19
21
26
31
34
39
41
9
U76

19
21
26
31
34
39
41
9
U78

VDD-1
VDD-2
VDD-3
VDD-4
VDD-5
VDD-6
VDD-7
VDD-8
37

VDD-1
VDD-2
VDD-3
VDD-4
VDD-5
VDD-6
VDD-7
VDD-8
AOa+ PE4_X8_RXP6 [19]

鋒 06 ei TI
AOa+ 37 PE4_X8_RXP2 [19] AOa- 36 PE4_X8_RXN6 [19]
AOa- 36 PE4_X8_RXN2 [19] X8
X8 [4] GFX_RXP14 1 AI+ BOa+ 33 PE4_X8_TXP6 [19]

PCIE Lanes control circuit [4] GFX_RXP10 1 AI+ BOa+ 33 PE4_X8_TXP2 [19] [4] GFX_RXN14 2 AI- BOa- 32 PE4_X8_TXN6 [19]
[4] GFX_RXN10 2 AI- BOa- 32 PE4_X8_TXN2 [19]
[4] GFX_TXP14 5 BI+ AOb+ 3 PE2_X16_RXP14 [19]
[4] GFX_TXP10 5 BI+ AOb+ 3 PE2_X16_RXP10 [19] [4] GFX_TXN14 6 BI- AOb- 4 PE2_X16_RXN14 [19]
[4] GFX_TXN10 6 4 PE2_X16_RXN10 [19] X16

01 (裴 AL
BI- AOb-
X16 BOb+ 7 PE2_X16_TXP14 [19]
BOb+ 7 PE2_X16_TXP10 [19] BOb- 8 PE2_X16_TXN14 [19]
8 X8_M_EN# 30
BOb- PE2_X16_TXN10 [19] SEL
X8_M_EN# 30 SEL GND COa+ 28 PE4_X8_RXP7 [19]
[6,25,27] HW_BIOS_MODE GND COa+ 28
27
PE4_X8_RXP3 [19] COa- 27
X8
PE4_X8_RXN7 [19]
COa- PE4_X8_RXN3 [19]
X8 [4] GFX_RXP15 10 CI+ DOa+ 24 PE4_X8_TXP7 [19]
G

R589 1KR/4 10 24 11 23

(0
3VSB X8_ENABLE# [19] PE4_X8_TXP3 [19] PE4_X8_TXN7 [19]
S

[4] GFX_RXP11 CI+ DOa+ [4] GFX_RXN15 CI- DOa-


D

[4] GFX_RXN11 11 CI- DOa- 23 PE4_X8_TXN3 [19]


Q111 14 12 PE2_X16_RXP15 [19]
[4] GFX_TXP15 DI+ COb+
X8_M_EN# 2N7002 14 12 PE2_X16_RXP11 [19] 15 13 PE2_X16_RXN15 [19]
[6,69] X8_M_EN# [4] GFX_TXP11 DI+ COb+ [4] GFX_TXN15 DI- COb-
B [4] GFX_TXN11 15 DI- COb- 13 PE2_X16_RXN11 [19] X16 B

GND-10
X16 16

00 RM 亮樂

GND-1
GND-2
GND-3
GND-4
GND-5
GND-6
GND-7
GND-8
GND-9
DOb+ PE2_X16_TXP15 [19]

GND-10
16 17

GND-1
GND-2
GND-3
GND-4
GND-5
GND-6
GND-7
GND-8
GND-9
DOb+ PE2_X16_TXP11 [19] DOb- PE2_X16_TXN15 [19]
DOb- 17 PE2_X16_TXN11 [19]
PCIE_CNTL X8_M_EN# ASM1480_TQFN42

18
20
22
25
29
35
38
40
42
43
ASM1480_TQFN42

18
20
22
25
29
35
38
40
42
43
Auto 1 1
Manual

68 A工 )
x16 0 1
Manual
x8, x8 0 0

76 程   2016/05/24 Add
3VSB

0)
C0.1u16X4 C527
5

U81 R804 100R1%4 PCIERST#_PCIE2 PCIERST#_PCIE2 [19]


PCIE_REST# 1
VCC
R812 100R1%4 PCIERST#_PCIE4 PCIERST#_PCIE4 [19]


[6] PCIE_REST# A

Y 4 PCIE_RST_BUF R800 100R1%4 PCIERST#_M2_1 PCIERST#_M2_1 [24]


A VCC3 R600 4.7KR/4 2 B R797 100R1%4 PCIERST#_U2 PCIERST#_U2 [24] A
GND R819 100R1%4 PCIERST#_PROM PCIERST#_PROM [16]
X_NC7SZ08M5X_SOT23-5
3

PCIE_REST#
R803
PCIE_RST_BUF MICRO-START INT'L CO.,LTD.
Title
0R0402 PCIE Switch
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 20 of 78
5 4 3 2 1
5 4 3 2 1

PCIEX1 12V 0.5A

00
3.3V weak 375mA
3.3V 3.0A PCI_E1 +12V
+12V
12V 0.5A

0 M
B1 A1 +12V PCI_E6
12V PRSNT1_# +12V
B2 12V#B2 12V#A2 A2 Trace width > 200 mils
B3 RSVD 12V#A3 A3 B1 12V-1 PRSNT1# A1

RD 179 SI 
B4 GND GND#A4 A4 B2 12V-2 12V-3 A2
D SCLK_PCIE B5 A5 B3 A3 D
[19,20] SCLK_PCIE SMCLK JTAG2 RSVD5 12V-4
SDATA_PCIE B6 A6 B4 A4
[19,20] SDATA_PCIE SMDATA JTAG3 GND-1 GND-20
B7 A7 SCLK_PCIE B5 A5
GND#B7 JTAG4 SDATA_PCIE SMCLK JTAG2
VCC3 B8 3.3V JTAG5 A8 B6 SMDAT JTAG3 A6
B9 JTAG1 3.3V#A9 A9 VCC3 B7 GND-2 JTAG4 A7
VCC3
3VSB B10 3.3VAUX 3.3V#A10 A10 B8 3.3V-1 JTAG5 A8
[16,33] PM_WAKE# B11 WAKE_# PWRGD A11 PLTRST_BU2#_PCIE1 [23] B9 JTAG1 3.3V-2 A9 VCC3
X1 X1 3VSB B10 3.3VAUX 3.3V-3 A10
[16,33] PM_WAKE# B11 WAKE# PWRGD A11 PLTRST_BU2#_PCIE6 [23]

(C 67
B12 RSVD#B12 GND#A12 A12
B13 A13 PE1_GPP_CLKP
GND#B13 REFCLK+ PE1_GPP_CLKP [16]
[14] PE1_GPP_TXP C462 C0.1u16X4 PE1_GPP_TXP_C B14 A14 PE1_GPP_CLKN B12 A12
HSOP0+ REFCLK- PE1_GPP_CLKN [16] RSVD6 GND-21
[14] PE1_GPP_TXN C463 C0.1u16X4 PE1_GPP_TXN_C B15 A15 B13 A13
HSOP0- GND#A15 GND-3 REFCLK+ PE6_GPP_CLKP [16]
B16 A16 PE1_GPP_RXP PE1_GPP_RXP [14] [27] PE6_GPP_TX0P C764 C0.1u16X4 PE6_GPP_TX_0P B14 A14
GND#B16 HSIP0+ HSOP0 REFCLK- PE6_GPP_CLKN [16]

)2   CON
B17 A17 PE1_GPP_RXN PE1_GPP_RXN [14] [27] PE6_GPP_TX0N C765 C0.1u16X4 PE6_GPP_TX_0N B15 A15
PRSNT2_# HSIP0- HSON0 GND-22
B18 GND#B18 GND#A18 A18 B16 GND-4 HSIP0 A16 PE6_GPP_RX0P [27]
X2 X4_ENABLE# B17 A17
X2 PRSNT2#1 HSIN0 PE6_GPP_RX0N [27]
B18 GND-5 GND-23 A18

[27] PE6_GPP_TX1P C767 C0.1u16X4 PE6_GPP_TX_1P B19 A19


SLOT-PCI36P_BLACK-2PITCH-RH-8 C768 C0.1u16X4 PE6_GPP_TX_1N HSOP1 RSVD1
[27] PE6_GPP_TX1N B20 HSON1 GND-24 A20
B21 GND-6 HSIP1 A21 PE6_GPP_RX1P [27]
B22 A22

0
GND-7 HSIN1 PE6_GPP_RX1N [27]
[27] PE6_GPP_TX2P C746 C0.1u16X4 PE6_GPP_TX_2P B23 A23
HSOP2 GND-25

石 17 jon FID
PCI_E3 +12V C747 C0.1u16X4 PE6_GPP_TX_2N B24 A24
+12V [27] PE6_GPP_TX2N HSON2 GND-26
B25 GND-8 HSIP2 A25 PE6_GPP_RX2P [27]
B26 GND-9 HSIN2 A26 PE6_GPP_RX2N [27]
B1 A1 [27] PE6_GPP_TX3P C748 C0.1u16X4 PE6_GPP_TX_3P B27 A27
12V PRSNT1_# C749 C0.1u16X4 PE6_GPP_TX_3N HSOP3 GND-27
B2 12V#B2 12V#A2 A2 [27] PE6_GPP_TX3N B28 HSON3 GND-28 A28
B3 RSVD 12V#A3 A3 B29 GND-10 HSIP3 A29 PE6_GPP_RX3P [27]
C B4 A4 B30 A30 C
GND GND#A4 RSVD7 HSIN3 PE6_GPP_RX3N [27]
SCLK_PCIE B5 A5 X4_ENABLE# B31 A31
SDATA_PCIE SMCLK JTAG2 PRSNT2#2 GND-29
B6 SMDATA JTAG3 A6 B32 GND-11 RSVD2 A32
B7 GND#B7 JTAG4 A7

阿 04 ep EN
VCC3 B8 3.3V JTAG5 A8
B9 JTAG1 3.3V#A9 A9 VCC3 B33 HSOP4 RSVD3 A33
3VSB B10 3.3VAUX 3.3V#A10 A10 B34 HSON4 GND-30 A34
[16,33] PM_WAKE# B11 WAKE_# PWRGD A11 PLTRST_BU2#_PCIE3 [23] B35 GND-12 HSIP4 A35
X1 X1 B36 GND-13 HSIN4 A36
B37 HSOP5 GND-31 A37
B12 RSVD#B12 GND#A12 A12 B38 HSON5 GND-32 A38
PE3_GPP_CLKP

鋒 06 ei TI
B13 GND#B13 REFCLK+ A13 PE3_GPP_CLKP [16] B39 GND-14 HSIP5 A39
[14] PE3_GPP_TXP C647 C0.1u16X4 PE3_GPP_TXP_C B14 A14 PE3_GPP_CLKN B40 A40
HSOP0+ REFCLK- PE3_GPP_CLKN [16] GND-15 HSIN5
[14] PE3_GPP_TXN C648 C0.1u16X4 PE3_GPP_TXN_C B15 A15 B41 A41
HSOP0- GND#A15 PE3_GPP_RXP HSOP6 GND-33
B16 GND#B16 HSIP0+ A16 PE3_GPP_RXP [14] B42 HSON6 GND-34 A42
B17 A17 PE3_GPP_RXN PE3_GPP_RXN [14] B43 A43
PRSNT2_# HSIP0- GND-16 HSIP6
B18 GND#B18 GND#A18 A18 B44 GND-17 HSIN6 A44
X2 X2 B45 HSOP7 GND-35 A45
B46 A46

01 (裴 AL
HSON7 GND-36
B47 GND-18 HSIP7 A47
X4_ENABLE# B48 A48
PRSNT2#3 HSIN7
B49 GND-19 GND-37 A49
SLOT-PCI36P_BLACK-2PITCH-RH-8

MEC1
[69] X4_ENABLE# X4_ENABLE# B81 A81
PRSNT2#4 HSIN15

X1
(0
PCI_E5 +12V SLOT-PCI100P_BLACK-2PITCH-RH-3

MEC1

X1
+12V

1
B1 12V PRSNT1_# A1
B B
B2 A2

00 RM 亮樂
12V#B2 12V#A2 D46
B3 RSVD 12V#A3 A3
B4 A4 ESD-SFI0402
SCLK_PCIE GND GND#A4
B5 A5

2
SDATA_PCIE SMCLK JTAG2
B6 SMDATA JTAG3 A6
B7 GND#B7 JTAG4 A7
VCC3 B8 3.3V JTAG5 A8
B9 JTAG1 3.3V#A9 A9 VCC3
3VSB B10 3.3VAUX 3.3V#A10 A10
[16,33] PM_WAKE# B11 WAKE_# PWRGD A11 PLTRST_BU2#_PCIE4 [23]

68 A工 )
X1 X1

B12 RSVD#B12 GND#A12 A12


B13 A13 PE5_GPP_CLKP
GND#B13 REFCLK+ PE5_GPP_CLKP [16]
[14] PE5_GPP_TXP C736 C0.1u16X4 PE5_GPP_TXP_C B14 A14 PE5_GPP_CLKN
HSOP0+ REFCLK- PE5_GPP_CLKN [16]
[14] PE5_GPP_TXN C737 C0.1u16X4 PE5_GPP_TXN_C B15 A15
HSOP0- GND#A15 PE5_GPP_RXP
B16 GND#B16 HSIP0+ A16 PE5_GPP_RXP [14]
B17 A17 PE5_GPP_RXN PE5_GPP_RXN [14]

76
PRSNT2_# HSIP0-
B18 GND#B18 GND#A18 A18

 
X2 X2

0) 程 SLOT-PCI36P_BLACK-2PITCH-RH-8


A
PCI Express X1 slot A

+12V - 1 A

+3.3Vaux (wake) - 750mA MICRO-START INT'L CO.,LTD.


Title
+3.3Vaux (no wake) - 40mA
PCIE X1*3 & PCIE X4 SLOT
Size Document Number Rev
Custom MS-7A31..G 1.0
+3.3V - 6.0A
Date: Tuesday, December 13, 2016 Sheet 21 of 78
5 4 3 2 1
5 4 3 2 1

SIO_3VA
U68

00
R759 47KR/4 FADING_LED DSW_EN R830 X_0R/4
3VSB USB_MODE [36,40]
26 69 DSW_EN AMDPWR_EN R755 0R/4
[7,67] LPC_RST# LRESET#[[LRESET#/PLFLRST#]] (DSW_EN)GP70/BCLKOUT0
[7] SIO_LPCCLK1 SIO_LPCCLK1 17 68 CPU_BEEP CPU_BEEP [67] R764 47KR/4 ALL_LED_OFF#
DDR4_EN PCICLK[[LCLK/ESPI_CLK]] SOUTB_80/GP71/DUAL_BIOS CLR_CMOS
IOCLK Internal CLK. 15 IOCLK[[GP37(DDR4_EN)]] GP72/CLR_CMOS# 67 TP47
LPC_LDRQ0# 18 GPIO 66 CUT_VBAT
[7] LPC_LDRQ0#
[7,67] LPC_SERIRQ
LPC_SERIRQ
LPC_LFRAME#
19
LDRQ#[[LDRQ#/ESPI_RST]]
SERIRQ
LPC Interface GP73/CUT_VBAT#
FADING_LED
CUT_VBAT [68,71]
POWER ON STRAPPING PIN FOR NCT6793/6795

M
25 98

0
[7,67] LPC_LFRAME# LFRAME#[[LFRAME#/ESPI_CS#]] MLED/GP27 FADING_LED [35,69,70]
LPC_AD0 AMDPWR_EN
[7,67] LPC_AD0
LPC_AD1
23 LAD0[[LAD0/ESPI_IO0]] (AMDPWR_EN)IRTX1/GP25 96
ALL_LED_OFF#
Strap
[7,67] LPC_AD1 22 LAD1[[LAD1/ESPI_IO1]] IRRX1/GP24/CIRRX 95 ALL_LED_OFF# [33,72] PIN 6793/6795 NAME Circuit NAME 0 1
[7,67] LPC_AD2
LPC_AD2 21 LAD2[[LAD2/ESPI_IO2]] Point

RD 179 SI 
LPC_AD3 20 Printer mode
[7,67] LPC_AD3 LAD3[[LAD3/ESPI_IO3]] SLOW_MODE#
D
SLCT/GP46
Port80 ACK#/GP43/DGL_0#
38
DGL_0#
SLOW_MODE# [72] DISABLE ENABLE D
41 DGL_0# [23] 9 UARTA_P80_EN RTSB# LRESET
LED_VCC DSW Interface
LED ERR#/GP36/DGL_1# 53 UARTA80 UARTA80
[67] LED_VCC 93 GP50/SUSWARN#/RSTOUT3# Control AFD#/GP35/DGH_1# 54
[32] SIO_SYS4_FAN 90 GP53/SUSWARN_5VDUAL/AUXFANOUT3[[same 6793 add FDLED2]] STB#/GP34 55 DISABLE ENABLE
[32] SYS4_FANTAC 92 GP51/5VDUAL/AUXFANIN3 INIT#/GP41/SCL/MSCL 52 10 UARTB_P80_EN DTRB# LRESET
91 GP52/SUSACK#/RSTOUT4#[[GP52/SUSACK#/RSTOUT4#/FDLED3]] SLIN#/GP42/BEEP/SDA/MSDA 51
LED_A
UARTB80 UARTB80
89 GP54/SLP_SUS# PD0/GP60/LED_A 50 LED_A [23]
LED_B
88 GP55/SLP_SUS_FET[[GP55/SLP_SUS_FET/PWR_FAULT#]] PD1/GP61/LED_B 49 LED_B [23] DISABLE ENABLE

(C 67
GPIO LED_C
73 DPWROK# PD2/GP62/LED_C 48 LED_C [23] 12 TEST1MODE_EN TEST1MODE LRESET
PAD_CAP
PS2_MODE
62 PAD_CAP PD3/GP63/LED_D 47 LED_D
LED_E
LED_D [23] TEST1MODE TEST1MODE
[37] PS2_MODE 70 USBEN/3VSBSW/PWROK/ATXPGDO PD4/GP64/LED_E 45 LED_E [23]
DEEP_S5 72 44 LED_F LED_F [23] 6793 test point 6793 test point 6793 NA 6793 NA
[6,50,51] DEEP_S5 DEEP_S5_1/CASEOPEN1# PD5/GP65/LED_F LED_G
PD6/GP66/LED_G 43 LED_G [23] 15 6795 DDR4_EN 6795 DDR4_EN 6795 Disable 6795 Enable

)2   CON
42 DGH_0# DGH_0# [23]
USB_FLASH_EN PD7/GP67/DGH_0# M.2_PCIE_CTRL
[40] USB_FLASH_EN 75 GP32/SCL/MSCL BUSY/GP44/GRN_LED 40 M.2_PCIE_CTRL [27] 6793 DDR4_EN 6793 Disable 6793 Enable
CHARGE_CB R761 0R/4
[46] CHARGE_CB
R743 0R/4 TSIC
76
118
GP31/SDA/MSDA PE/GP45/YLW_LED 39 M.2_2_DET [26,27] 27 6795 ESPI_EN A20GATE 6795 Disable 6795 Enable
[6] APU_SIC TSIC/GP26/PWR_FAULT#
[6] APU_SID R740 0R/4 TSID 120
SIO_OVT# TSID/PECI
R751 0R/4 SIO_TRIP#
2 OVT#/SMI#/GP03 I/O ADDRESS I/O ADDRESS
[6,59] PROCHOT# 128 SMI#/OVT# RIA#/GP87 36 31 2E_4E_SEL RTSA# LRESET
R849 0R/4
SIO_SKTOCC#
SIO_PME
102 SKTOCC# DCDA#/GP86 35
SOUTA
2E 4E
65 34

0
[6,16] APU_LPC_PME# PME# (P80_EN)SOUTA/GP85/SOUTA_P80
DB_SI/SINA/GP84 33 6793 TESTMOD2_EN 6793 disable 6793 Enable INTERNAL

石 17 jon FID
ATX_5VSB DTRA#
[[(FANOUT_DEF_EN)DTRA#/GP83]](TESTMODE2_EN)DTRA#/GP83 32 32 6795 FANOUT_DEF_EN DTRA# 6795 default 50% 6795 default 100%
TEST0MODE (2E_4E_SEL)RTSA#/GP82 31 RTSA# PWROK
103 SLPS5_LCH/GP40/(TESTMODE_EN) DB_SCE#/DSRA#/GP81 30
R734 7.68K1%4 VIN7
R737 3.3KR1%/4 [23] PROMTIN PROMTIN
116 ATX_5VSB/AUXTIN3/VIN7
UART SIR
DB_SCK/CTSA#/GP80 29 ENABLE ENABLE
115 AUXTIN2/VIN6 RIB#/GP10 14 34 P80_EN SOUTA LRESET
C C707
[23] VIN5
C1u16X4[23] CPUMOSTIN
VIN5
CPUMOSTIN
114 AUXTIN1/VIN5 [[PWM_B/DCDB#/GP11]]DCDB#/GP11 13 SIO_LED_B
TEST1MODE
SIO_LED_B [70] Non_PORT80 PORT80 C
111 AUXTIN0/VIN4 (TEST1MODE_EN)IRTX0/SOUTB/GP12 12
VDIMM
[23] VDIMM
VIN2
107 VIN3/VDIMM IRRX0/SINB/GP13 11
DTRB#
DISABLE ENABLE INTERNAL
[23] VIN2 106 VIN2/VLDT (UARTB_P80_EN)DTRB#/GP14 10 69 DSW_EN DSW_EN
[23] VIN1 VIN1 105 VIN1 Harddware Monitor (UARTA_P80_EN)RTSB#/GP15 9 RTSB# INTEL DSW INTEL DSW RSMRST

阿 04 ep EN
[23] VIN0 VIN0 104 8 SIO_LED_G SIO_LED_G [70]
CPUVCORE VIN0 [[PWM_G/DSRB#/GP16]]DSRB#/GP16 SIO_LED_R
[23] CPUVCORE 109 CPUVCORE [[PWM_R/CTSB#/GP17]]CTSB#/GP17 7 SIO_LED_R [70] DISABLE ENABLE INTERNAL
96 AMDPWR_EN AMDPWR_EN
[23] SYSTIN
SYSTIN
CPUTIN
113 SYSTIN AMD PWR SEQ AMD PWR SEQ RSMRST
[23] CPUTIN 112 CPUTIN ESPI_EN
[[(ESPI_EN)GA20M]](DDR4_EN)GA20M 27
KBRST#
DISABLE ENABLE INTERNAL
[31] SYS1_FANTAC 3 AUXFANIN0/GP04 KBRST# 28 KBRST# [6] 103 TESTMODE_EN WDT#
MSCLK TESTMODE TESTMODE RSMRST

鋒 06 ei TI
[31] SYS2_FANTAC 4 AUXFANIN1/GP05 AUXFANOUT3/GP23/MCLK 56 MSCLK [37]
[32] SYS3_FANTAC 5 KBC Function 57 MSDAT MSDAT [37]
AUXFANIN2/GP06 AUXFANIN3/GP22/MDAT KBCLK
[31] SIO_SYS1_FAN 121
122
AUXFANOUT0/GP00
FAN Control
CIRRX/AUXFANOUT2/GP21/KCLK 58
59 KBDAT
KBCLK [37] Note:
[31] SIO_SYS2_FAN AUXFANOUT1/GP01 AUXFANIN2/GP20/KDAT KBDAT [37]
[32] SIO_SYS3_FAN 123 AUXFANOUT2/GP02 If PIN34 strapping low,BIOS must programming LPT or GPIO
[29] CPU_FAN1TAC 124 CPUFANIN
[29] SIO_CPU_FAN1 125 CPUFANOUT
[30] CPU_FAN2TAC 126

01 (裴 AL
SYSFANIN VCC3 SIO_3VA
[30] SIO_CPU_FAN2 127 SYSFANOUT
71 5VCCDRV# 5VCCDRV# [46]
GP33/3VSBSW#/5VCCDRV# 5VSBDRV# R840 1KR/4 RTSA# R839 X_680R/4 R842 X_1KR/4 DSW_EN R822 680R/4
GP77/5VSBDRV# 74 5VSBDRV# [46]
R753 1KR1%/4 3VSB R769 X_1KR/4 AMDPWR_EN R765 680R/4
101 97 C711 C0.1u16X4 Pin19 Power source same with TSI. R855 1KR/4 SOUTA R834 X_680R/4
[6,68] RSMRST# RSMRST# PCHVSB
[40,67] PWRBTIN 61 PSIN# VTT 119 CPU_1P8
60 99 VBAT PAD_CAP R955 X_680R/4
[6,71] PWRBTN# PSOUT# VBAT
64 100 CASEOPEN# R750 1M/4

(0
[6,36,40,49,50,51,56] SLP_S3# SLP_S3# CASEOPEN0# VBAT
[6,36,40,50,71] SLP_S5# 84 ACPI Function C710 X_C100p50N4 C974 C4.7u10X6
SLP_S5# VCC3
[40,67] SIO_PSON# 63 PSON#/AMD_PSON# 3VA-1 46 SIO_3VA
[36,50,67] ATX_PWR_OK 80 ATXPGD 3VA-2 85
B
82 Power
PWROK/AMD_PWROK[PWROK/AMD_PWROK/INFOBTN#/FDLED1] Pin 3VCC 1 VCC3 B
WDT# 83 24 C723 C0.1u16X4 R766 X_1KR/4 RTSB# R771 680R/4 Co-Lay NCT6795

00 RM 亮樂
[67] WDT# LED_VSB RESETCONI#/GP30/OVT#/SMI#/CIRRX [[PAD_VDD]]LPC_VDD
[67] LED_VSB 37 CC_LED/GP47[[CC_LED/GP47/FDLED4]] AVSB 108 SIO_3VA (PIN9)(RTSB#)80_ENA 0=Disable 1=Enable
PLTRST_BU1#_R 79 110 HM_VREF HM_VREF [23] R770 X_1KR/4 DTRB# R777 680R/4
PLTRST_BU2#_R RSTOUT0#/GP74 VREF (PIN10)(DTRB#)80_ENB 0=Disable 1=Enable
[23] PLTRST_BU2#_R 78 RSTOUT1#/GP75
77 RSTOUT2#/GP76 VSS-1 16 R820 1KR/4 DTRA# R828 X_680R/4 (PIN32)(DTRA#)FANOUT 0=50% 1=100%
94 C686 (PIN12)TEST_MODE_EN1 0=Disable 1=Enable
R794 0R/4 SIO_PWROK VSS-2 C4.7u10X6
[68] CHIP_PWGD 81 PWROK/AMD_PWROK CPUD-/AGND 117 (PIN103)TEST_MODE_EN0 0=Disable 1=Enable
(O,2.048V) TEST1MODE R783 680R/4
GNDHM
[53] SIO_VPP_EN 86 VPP_EN/VLDT_EN/GP57/AUXFANIN2
[53] VPP_VR_PG 6 (PIN27)ESPI_EN0 0=LPC 1=ESPI
VPP_PG/GP07/INFOBTN#[[VPP_PG/GP07]] SIO_3VA TEST0MODE R744 680R/4
[54] SIO_VDDQ_EN 87 VDDQ_EN/VCORE_EN/GP56/AUXFANOUT2 (PIN15)DDR4_EN 0=Disable 1=Enable

68 A工 )
NCT6795D-M [23] GNDHM GNDHM
R772 1KR/4 DDR4_EN R778 X_1KR/4
VCC3 SIO_3VA
2015.05.19 Stuff SP1 R810 X_1KR/4 ESPI_EN R805 1KR/4
LPC_LFRAME# R798 X_4.7KR/4 X_COPPER SIO_LED_R SIO_LED_G SIO_LED_B
LPC_LDRQ0# R788 X_4.7KR/4 Color
PLTRST_BU1#_R R799 820R/4 R837 SIO_VPP_EN R774 4.7KR/4

76
10KR/4

 
SIO_OVT# R758 4.7KR/4 SIO_VDDQ_EN R773 4.7KR/4 SIO_3VA
SIO_TRIP# R752 4.7KR/4 PWRBTIN C743 C0.1u16X4
RED 1 0 0


JCI1
CHIP_PWGD R792 1KR/4
R787 X_100KR/4 2 CASEOPEN# 2016.11.24 Update.
1 SIO_3VA
GREEN 0 1 0

0)
H1X2M_BLACK-RH R382 10KR/4 SIO_LED_R R74 X_100KR/4

R387 X_10KR/4 SIO_LED_G R85 100KR/4


BLUE 0 0 1


SIO_3VA 3V Analog Power R439 X_10KR/4 SIO_LED_B R456 100KR/4
A A
Closed PIN108 Closed PIN99 Closed PIN24,108 Closed PIN46,85
USB_MODE R762 X_1KR/4
SIO_3VA VBAT VCC3 SIO_3VA WHITE 1 1 1
DEEP_S5 R814 47KR/4

R748 X_1M/4 VBAT C712 C709


C717
C1u6.3X4
C733
C0.1u16X4
C735 C742
X_C10u6.3X6 C0.1u16X4
C729
C10u6.3X6 MICRO-START INT'L CO.,LTD.
C0.1u16X4 C10u6.3X6 Title
SIO_SKTOCC# R732 1KR/4 SIO NCT6793D
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 22 of 78
5 4 3 2 1
5 4 3 2 1

HW Monitor - Voltage COM PORT

VCORE R718 10KR1%/4

00 CPUVCORE [22]
SIO HM Voltage over 2.048V will not detect

+12V R733 220K/1%/4 VIN0 VIN0 [22] VCC5 R722 12K/1%/4 VIN1 VIN1 [22]

0 M
R727 R736 C705 R723 C688
X_10KR1%/4 C687 20KR1%/4 C0.1u16X4 3K/1%/4 C0.1u16X4

RD 179 SI 
C10u6.3X6
D D

2016/07/19 Remove com port


Power Fault detect through VIN0,VIN1

(C 67
VCCP_NB R725 10KR1%/4 VIN2 VIN2 [22] VCC_DDR R701 10KR1%/4 VDIMM VDIMM [22] CPU_VDDP R726 10KR1%/4 VIN5 VIN5 [22]

)2   CON
R958 C692 C702
C10u6.3X6 R700 C677 C10u6.3X6
X_10KR1%/4 10KR1%/4 C10u6.3X6

0
TEMP SENSOR

石 17 jon FID
For CPU For CPU For PROM
HM_VREF HM_VREF [22] HM_VREF HM_VREF [22] HM_VREF HM_VREF [22]
C C

2016/05/24 Add 2016/11/03 Add


R719 R795 R831
10KR1%/4 For System 10KR1%/4 10KR1%/4

阿 04 ep EN
RESET
CPUTIN CPUTIN [22] SYSTIN SYSTIN [22] CPUMOSTIN CPUMOSTIN [22] PROMTIN PROMTIN [22]
E

C689
RT5 C684 Q123 B C2200p50X RT6 C979 RT8 C1031
10KRT1%0402 C2200p50X P-3906 10KRT1%0402 C2200p50X 10KRT1%0402 C2200p50X
C

GNDHM R825 100R1%4 PLTRST_BU2#_PCIE1

鋒 06 ei TI
PLTRST_BU2#_PCIE1 [21]
R817 R826 100R1%4 PLTRST_BU2#_PCIE3 PLTRST_BU2#_PCIE3 [21]
GNDHM GNDHM [22] GNDHM GNDHM [22] PLTRST_BU2#_R PLTRST_BU2#_R PLTRST_BU2# R833 100R1%4 PLTRST_BU2#_PCIE4 PLTRST_BU2#_PCIE4 [21]
R832 100R1%4 PLTRST_BU2#_PCIE6 PLTRST_BU2#_PCIE6 [21]
Close to CPU MOS Place to under Promontory X_22R1%/4 R818 100R1%4 PLTRST_BU2#_LAN PLTRST_BU2#_LAN [33]
R943 100R1%4 PLTRST_BU2#_ASM1142 PLTRST_BU2#_ASM1142 [41]
R959 100R1%4 PLTRST_BU2#_M2_2 PLTRST_BU2#_M2_2 [26]

DEBUG LED

01 (裴 AL
R933
[16] PM_GPP_RST PM_GPP_RST PLTRST_BU2#

Placement Placement 0R0402


Co-lay FCH Reset for meet FCH sequence. See 55553.

(0
POST4 POST3 POST2 POST1

B
SIO_3VA B

00 RM 亮樂
ATX_5VSB SIO_3VA
LED_A
Placement一定要對 Debug LED OFF BIOS control U65
[22] LED_A
[22] LED_B
LED_B
LED_C
(DGH1=Post4/DGL1=Post3/DGH0=Post2/DGL0=Post1) C691 C1u6.3X4
GS7116S5
[22] LED_C 1 VDD VOUT 5
LED_D
[22] LED_D
LED_E

GND
[22] LED_E

ADJ
68 A工 )
LED_F 3
[22] LED_F EN
LED_G EN:VIH1.6V C676
[22] LED_G
RN1 C0.1u16X4 R703

4
8P4R-220R0402 10KR1%/4 C682
LED_D 1 2 H0_LED_D POST1 C10u6.3X6
LED_B 3 4 H0_LED_B H0_LED_A 3 3VA_FB
LED_C H0_LED_C H0_LED_B a
5 6 9 b
LED_A 7 8 H0_LED_A H0_LED_C 8

76
H0_LED_D c R696
6 d

 
H0_LED_E 7 3.09K/4/1
LED_E H0_LED_E H0_LED_F e
1 2 4 f


H0_LED_F 3 4 LED_F H0_LED_G 1
LED_G H0_LED_G g
5 6
7 8
L_DGH_0# 10 DIGH#

0)
RN3 L_DGL_0# 5
8P4R-220R0402 DIGL#
LED06-R-7SEGX2-RH-2


A A

SIO_3VA R61 X_10KR/4


SIO_3VA R4 X_10KR/4
MICRO-START INT'L CO.,LTD.
DGL_0# R62 0R0402 L_DGL_0# Title
[22] DGL_0#
DGH_0# R11 0R0402 L_DGH_0# HWM/PS2/Debug LED
[22] DGH_0#
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 23 of 78
5 4 3 2 1
8 7 6 5 4 3 2 1

M.2 Connector

00

MEC1
VCC3

X4
X3
M2_1
Close to PIN2,4 VCC3 VCC3 2.5A

X4
X3

MEC1
Not supported PCIE on AMD TYPE0 CPU 1 GND-1 3.3Vaux-1 2
3 GND-2 3.3Vaux-2 4
M.2_RXN3

M
5 6

0
[25] M.2_RXN3 PERn3 NC-2
M.2_RXP3 7 8
[25] M.2_RXP3 PERp3 NC-3
9 10 M.2_1_DAS R604 10KR/4
M.2_TXN3 C524 C0.22u6.3X4 M.2_TXN3_C GND-3 DAS/DSS# (IO) C992 C994 C993 C558 C995 C996
[25] M.2_TXN3 11 PETn3 3.3Vaux-3 12

RD 179 SI 
M.2_TXP3 C525 C0.22u6.3X4 M.2_TXP3_C 13 14
[25] M.2_TXP3 PETp3 3.3Vaux-4 C22u6.3X6 C1u6.3X4 C0.1u16X4 C0.1u16X4 C0.1u16X4 C0.1u16X4
D 15 GND-4 3.3Vaux-5 16 D
[25] M.2_RXN2 M.2_RXN2 17 18 M.2_1_DAS
PERn2 3.3Vaux-6 M.2_1_DAS [67]
M.2_RXP2 19 20
[25] M.2_RXP2 PERp2 NC-4
21 GND-5 NC-5 22
M.2_TXN2 C546 C0.22u6.3X4 M.2_TXN2_C 23 24
[25] M.2_TXN2 PETn2 NC-6
M.2_TXP2 C547 C0.22u6.3X4 M.2_TXP2_C
[25] M.2_TXP2 25
27
PETp2 NC-7 26
28
Close to PIN12, 14, 16, 18
M.2_RXN1 GND-6 NC-8 VCC3
[25] M.2_RXN1 29 PERn1 NC-9 30
M.2_RXP1 31 32 R618 X_0R/4
[25] M.2_RXP1 PERp1 NC-10

(C 67
33 GND-7 NC-11 34
M.2_TXN1 C560 C0.22u6.3X4 M.2_TXN1_C 35 36
[25] M.2_TXN1 PETn1 NC-12
M.2_TXP1 C564 C0.22u6.3X4 M.2_TXP1_C 37 38 DEVSLP4_R R619 0R/4
[25] M.2_TXP1 PETp1 DEVSLP DEVSLP4 [16]
39 GND-8 NC-13 40
[25] M.2_RXP0 M.2_RXP0 R612 0R/4 M.2_RXP0_C 41 42 C567 C554 C605
PERn0/SATA-B+ NC-14

)2   CON
M.2_RXN0 R613 0R/4 M.2_RXN0_C 43 44
[25] M.2_RXN0 PERp0/SATA-B- NC-15
45 46 C22u6.3X6 C1u6.3X4 C0.1u16X4
M.2_TXN0 C568 C0.22u6.3X4 M.2_TXN0_C GND-9 NC-16
[25] M.2_TXN0 47 PETn0/SATA-A- NC-17 48
M.2_TXP0 C570 C0.22u6.3X4 M.2_TXP0_C 49 50 PLTRST_BU2#_M2_1
[25] M.2_TXP0 PETp0/SATA-A+ PERST# (O)(0/3.3V) or N/C PCIERST#_M2_1 [20]
51 GND-10 CLKREQ# (IO)(0/3.3V) or N/C 52 TP40
R625 X_0R/4
[7] CLK_M2_DN 53
55
REFCLKN PEWake# (IO)(0/3.3V) or N/C 54
56
APU_WAKE# [6,16,19,26,41] Close to PIN70, 72, 74
[7] CLK_M2_DP REFCLKP NC-18
57 58 VCC3
GND-11 NC-19
VCC3 PIN 69

0
Low SATA
KEY M

石 17 jon FID
D35 ESD-SFI0402
NC PCIE 2 1
R644 67 68 C563 C544 C616 C989 C991 C990
X_10KR/4 VCC3 R626 10K/4 M.2_DET NC-1 SUSCLK(32kHz) (O)(0/3.3V)
69 PEDET (NC-PCIe/GND-SATA) 3.3Vaux-7 70 VCC3
71 72 C22u6.3X6 C1u6.3X4 C0.1u16X4 C0.1u16X4 C0.1u16X4 C0.1u16X4
[6,25] M.2_DET GND-12 3.3Vaux-8
73 GND-13 3.3Vaux-9 74
C
[25] M.2_CARD_DET M.2_CARD_DET 75 C
GND-14
M.2_CARD_DET: D36 ESD-SFI0402
0:Have M.2 2 1

阿 04 ep EN
MEC2
1:No M.2

X2
X1
SLOT-NGFFCARD67P_BLACK

X2
X1

MEC2
2016.05.31 Update M.2 PartNumber & Footprint

鋒 06 ei TI
ON1-7A58001-L06
SLOT_NGFFCARD67_31

U.2 Connector
01 (裴 AL
(Default)

(0
(Shar Lanes with M2_1) U2_1
B
U.2 B
U.2_RXP0 B4 D4 U.2_TXP0_C C920 C0.22u6.3X4 U.2_TXP0

00 RM 亮樂
[25] U.2_RXP0 Rx0+ Tx0+ U.2_TXP0 [25]
U.2_RXN0 B5 D5 U.2_TXN0_C C919 C0.22u6.3X4 U.2_TXN0
[25] U.2_RXN0 Rx0- Tx0- U.2_TXN0 [25]

[25] U.2_RXP1 U.2_RXP1 A4 C4 U.2_TXP1_C C916 C0.22u6.3X4 U.2_TXP1


Rx1+ Tx1+ U.2_TXP1 [25]
U.2_RXN1 A5 C5 U.2_TXN1_C C915 C0.22u6.3X4 U.2_TXN1
[25] U.2_RXN1 Rx1- Tx1- U.2_TXN1 [25]

[25] U.2_RXP2 U.2_RXP2 B7 D7 U.2_TXP2_C C918 C0.22u6.3X4 U.2_TXP2 SCREW1


Rx2+ Tx2+ U.2_TXP2 [25]
Not supported on TYPE0 U.2_RXN2 B8 D8 U.2_TXN2_C C917 C0.22u6.3X4 U.2_TXN2
[25] U.2_RXN2 Rx2- Tx2- U.2_TXN2 [25]
Not supported on TYPE0
[25] U.2_RXP3 U.2_RXP3 A7 C7 U.2_TXP3_C C914 C0.22u6.3X4 U.2_TXP3 SCREW
Rx3+ Tx3+ U.2_TXP3 [25]

68 A工 )
U.2_RXN3 A8 C8 U.2_TXN3_C C913 C0.22u6.3X4 U.2_TXN3
[25] U.2_RXN3 Rx3- Tx3- U.2_TXN3 [25]
CLK_U2_DP A1 A3
CLK_U2_DN S7/CLK_100M_P GND-1 SCREW
A2 S0/CLK_100M_N GND-2 A6
GND-3 A9
VCC3 R339 X_1KR/4 U2_ON#_R B2 B3
S1/GND GND-4
GND-5 B6
[20] PCIERST#_U2 R557 0R0402 M2_RST#C B1 B9

76
S3/PE_RST_N GND-6 H1 H2 H3 H4
GND-7 C3

 
SDATA0 R545 X_0R0402 SDATA_VCC_R2 D1 C6 <HP-BOM> <HP-BOM> <HP-BOM> <HP-BOM>
SCLK0 R542 X_0R0402 SCLK_VCC_R2 S5/BMC_SMBDAT GND-8
D2 S6/BMC_SMBCLK GND-9 C9


SCLK0 D3
[6,10,28,40,48,54,59,71,72] SCLK0 GND-10

Screw

Screw

Screw

Screw
SDATA0 SDATA0 R551 X_0R0402 SDATA_VCC_R1 C1 D6
[6,10,28,40,48,54,59,71,72] SDATA0 S4/CPU_SMBDAT GND-11
SCLK0 R548 X_0R0402 SCLK_VCC_R1 C2 D9
CLK_U2_DP S2/CPU_SMBCLK GND-12
[7] CLK_U2_DP

0)
[7] CLK_U2_DN CLK_U2_DN X1 X8 E2B-7924010-RH E2B-7924010-RH E2B-7924010-RH E2B-7924010-RH

1
X1 X8
X2 X2 X9 X9
X3 X3 X10 X10
X4 X11


VCC3 X4 X11
X5 X5 X12 X12 Footprint: H_R240D173_BR189_PT
A X6 X6 X13 X13 A
SCLK_VCC_R1 R549 2.2K/4 X7 X14
SDATA_VCC_R1 R552 2.2K/4 X7 X14
MEC1
MEC2

SCLK_VCC_R2 R543 2.2K/4


SDATA_VCC_R2 R546 2.2K/4

SAS48PSF_BLACK-HF
MEC1
MEC2

MICRO-START INT'L CO.,LTD.


Title
M.2 & U.2 Connector
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Wednesday, December 14, 2016 Sheet 24 of 78
8 7 6 5 4 3 2 1
5 4 3 2 1

M.2 SATA+ SATA CON

M.2 & U.2 Switch


AUTO Mode M.2_x4 U.2_x4 U.2_x4

00
HW_BIOS_MODE 1 0 0 0 0

VCC3 M2_DEV_SEL 0 0 0 1 1
VCC3

0 M
M2_CTRL 0 0 1 0 1
C489 C0.1u16X4 C316 C0.1u16X4

RD 179 SI 
Select M2 PCIE or SATA mode M.2_DET 0 1 1 0 0
D D

19
21
26
31
34
39
41

41
39
34
31
26
21
19
9

9
U51 U53

(Default for U2)


3VSB

VDD-1
VDD-2
VDD-3
VDD-4
VDD-5
VDD-6
VDD-7
VDD-8

VDD-8
VDD-7
VDD-6
VDD-5
VDD-4
VDD-3
VDD-2
VDD-1
37 M.2_PCIE_TXP0 PM_SATA_TX4+ 37
AOa+ M.2_PCIE_TXN0 PM_SATA_TX4- AOa+
AOa- 36 36 AOa-
M.2 PM_SATA VCC3
1 33 M.2_PCIE_RXP0 PM_SATA_RX4+ 33 1 M.2_TXP0 [24] R647
[4] APU_GPP_TXP0 AI+ BOa+ BOa+ AI+

(C 67
2 32 M.2_PCIE_RXN0 PM_SATA_RX4- 32 2 M.2_TXN0 [24] 8.2KR/4
[4] APU_GPP_TXN0 AI- BOa- BOa- AI-
5 3 U.2_TXP0 U.2_TXP0 [24] M.2_PCIE_TXP0 3 5 M.2_RXP0 [24] R650 [6,20,27] HW_BIOS_MODE
[4] APU_GPP_RXP0 BI+ AOb+ U.2_TXN0 M.2_PCIE_TXN0 AOb+ BI+
[4] APU_GPP_RXN0 6 BI- AOb- 4 U.2_TXN0 [24] 4 AOb- BI- 6 M.2_RXN0 [24] 10KR/4
U.2 M.2

)2   CON

G
M.2_U.2_DET: 7 U.2_RXP0 M.2_PCIE_RXP0 7 M.2_DET: M.2_M_CARD
U.2_RXP0 [24] M.2_CARD_DET [24]

S
BOb+ BOb+

D
0:M.2 8 U.2_RXN0 M.2_PCIE_RXN0 8 0:M.2_SATA
M.2_U.2_DET BOb- U.2_RXN0 [24] BOb- M.2_DET Q115
30 SEL SEL 30
1:U.2 M.2_TXP1 1:M.2_PCIE 2N7002
GND COa+ 28
27 M.2_TXN1
M.2_TXP1 [24] 28
27
COa+ GND
COa- M.2_TXN1 [24] COa-
M.2 ATX_5VSB
10 24 M.2_RXP1 24 10
[4] APU_GPP_TXP1 CI+ DOa+ M.2_RXP1 [24] DOa+ CI+
11 23 M.2_RXN1 23 11
[4] APU_GPP_TXN1 CI- DOa- M.2_RXN1 [24] DOa- CI- VCC3
14 12 U.2_TXP1 U.2_TXP1 [24] 12 14

0
[4] APU_GPP_RXP1 DI+ COb+ U.2_TXN1 COb+ DI+ R666
[4] APU_GPP_RXN1 15 DI- COb- 13 U.2_TXN1 [24] 13 COb- DI- 15

石 17 jon FID
U.2 47KR/4
GND-10

GND-10
16 U.2_RXP1 16 M2_CTRL: Q116
GND-1
GND-2
GND-3
GND-4
GND-5
GND-6
GND-7
GND-8
GND-9

GND-9
GND-8
GND-7
GND-6
GND-5
GND-4
GND-3
GND-2
GND-1
DOb+ U.2_RXP1 [24] DOb+
17 U.2_RXN1 17 R646 G2 D2 M.2_M_CARD
DOb- U.2_RXN1 [24] DOb- 0:Have M.2 10KR/4
1:No M.2 D1
ASM1480_TQFN42 ASM1480_TQFN42 S2
18
20
22
25
29
35
38
40
42
43

43
42
40
38
35
29
25
22
20
18
C G1 C
[6] M2_U2_CTRL
NN-2N7002D

S1
Not supported GPP_[2/3] on AMD
Family 15h Models 60h-6Fh
阿 04 ep EN Select M2 or U2
From on board SATA when M.2 use SATA device VCC3
M.2_DET

鋒 06 ei TI
VCC3 VCC3 R665
1KR/4

C488 C0.1u16X4 C312 C0.1u16X4

G
M.2_U.2_DET M.2_M_CARD

S
D
01 (裴 AL
Q119
Select M2 or On Board SATA 2N7002
19
21
26
31
34
39
41

19
21
26
31
34
39
41
9

9
U52 U50

(Default for U2)


VDD-1
VDD-2
VDD-3
VDD-4
VDD-5
VDD-6
VDD-7
VDD-8

VDD-1
VDD-2
VDD-3
VDD-4
VDD-5
VDD-6
VDD-7
VDD-8
37 M.2_TXP2 M.2_TXP2 [24] 37 PM_SATA_TX4+
AOa+ M.2_TXN2 AOa+ PM_SATA_TX4-
AOa- 36 M.2_TXN2 [24] AOa- 36
M.2 M.2 SATA

(0
1 33 M.2_RXP2 1 33 PM_SATA_RX4+
[4] APU_GPP_TXP2 AI+ BOa+ M.2_RXP2 [24] [14] ASM1467_TX0 AI+ BOa+
2 32 M.2_RXN2 2 32 PM_SATA_RX4-
[4] APU_GPP_TXN2 AI- BOa- M.2_RXN2 [24] [14] ASM1467_TX0# AI- BOa-
5 3 U.2_TXP2 U.2_TXP2 [24] 5 3 PM_SATA_S_TX4+ PM_SATA_S_TX4+ [14]
B [4] APU_GPP_RXP2 BI+ AOb+ U.2_TXN2 [14] ASM1467_RX0 BI+ AOb+ PM_SATA_S_TX4- B
6 4 6 4

00 RM 亮樂
[4] APU_GPP_RXN2 BI- AOb- U.2_TXN2 [24] [14] ASM1467_RX0# BI- AOb- PM_SATA_S_TX4- [14]
U.2 On Board SATA
M.2_U.2_DET: 7 U.2_RXP2 7 PM_SATA_S_RX4+ PM_SATA_S_RX4+ [14]
BOb+ U.2_RXP2 [24] BOb+
0:M.2 8 U.2_RXN2 8 PM_SATA_S_RX4-
BOb- U.2_RXN2 [24] BOb- PM_SATA_S_RX4- [14]
M.2_U.2_DET 30 30
1:U.2 SEL [6,24] M.2_DET SEL
M.2_TXP3
GND COa+ 28
27 M.2_TXN3
M.2_TXP3 [24]
M.2_DET:
GND COa+ 28
27
COa- M.2_TXN3 [24] COa-
M.2 0:M.2_SATA
10 24 M.2_RXP3 10 24
[4] APU_GPP_TXP3 CI+ DOa+ M.2_RXP3 [24] 1:SATA CI+ DOa+
11 23 M.2_RXN3 11 23
[4] APU_GPP_TXN3 CI- DOa- M.2_RXN3 [24] CI- DOa-

68 A工 )
14 12 U.2_TXP3 U.2_TXP3 [24] 14 12
[4] APU_GPP_RXP3 DI+ COb+ U.2_TXN3 DI+ COb+
[4] APU_GPP_RXN3 15 DI- COb- 13 U.2_TXN3 [24] 15 DI- COb- 13
U.2
GND-10

GND-10
16 U.2_RXP3 16
GND-1
GND-2
GND-3
GND-4
GND-5
GND-6
GND-7
GND-8
GND-9

GND-1
GND-2
GND-3
GND-4
GND-5
GND-6
GND-7
GND-8
DOb+ U.2_RXN3
U.2_RXP3 [24] GND-9 DOb+
DOb- 17 U.2_RXN3 [24] DOb- 17

76
ASM1480_TQFN42 ASM1480_TQFN42
18
20
22
25
29
35
38
40
42
43

18
20
22
25
29
35
38
40
42
43

程  
A

0) 課 Title
MICRO-START INT'L CO.,LTD.
A

M.2 & U.2 Control


Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 25 of 78
5 4 3 2 1
5 4 3 2 1

M.2 Connector

00
VCC3 2.5A

MEC1
VCC3 VCC3

76
M2_2
Close to PIN2,4

76

MEC1
M
1 2

0
GND-1 3.3Vaux-1
3 GND-2 3.3Vaux-2 4
[27] M.2_2_RXN3 M.2_2_RXN3 5 6
M.2_2_RXP3 PERn3 NC-2
[27] M.2_2_RXP3 7 PERp3 NC-3 8

RD 179 SI 
9 10 M.2_2_DAS R606 10KR/4 C999 C1001 C1000 C988 C998 C997
M.2_2_TXN3 C538 C0.1u16X4 M.2_2_TXN3_C GND-3 DAS/DSS# (IO)
D [27] M.2_2_TXN3 11 PETn3 3.3Vaux-3 12 D
M.2_2_TXP3 C533 C0.1u16X4 M.2_2_TXP3_C 13 14 C22u6.3X6 C1u6.3X4 C0.1u16X4 C0.1u16X4 C0.1u16X4 C0.1u16X4
[27] M.2_2_TXP3 PETp3 3.3Vaux-4
15 GND-4 3.3Vaux-5 16
[27] M.2_2_RXN2 M.2_2_RXN2 17 18
M.2_2_RXP2 PERn2 3.3Vaux-6 M.2_2_DAS
[27] M.2_2_RXP2 19 PERp2 NC-4 20 M.2_2_DAS [67]
21 GND-5 NC-5 22
M.2_2_TXN2 C981 C0.1u16X4 M.2_2_TXN2_C 23 24
[27] M.2_2_TXN2 PETn2 NC-6
M.2_2_TXP2 C980 C0.1u16X4 M.2_2_TXP2_C 25 26
[27] M.2_2_TXP2 PETp2 NC-7
27 GND-6 NC-8 28 Close to PIN12, 14, 16, 18

(C 67
[27] M.2_2_RXN1 M.2_2_RXN1 29 30
M.2_2_RXP1 PERn1 NC-9 VCC3
[27] M.2_2_RXP1 31 PERp1 NC-10 32
33 GND-7 NC-11 34
M.2_2_TXN1 C773 C0.1u16X4 M.2_2_TXN1_C 35 36
[27] M.2_2_TXN1 PETn1 NC-12
M.2_2_TXP1 C772 C0.1u16X4 M.2_2_TXP1_C 37 38 DEVSLP_R R763 X_0R/4
[27] M.2_2_TXP1 PETp1 DEVSLP

)2   CON
39 GND-8 NC-13 40
[27] M.2_2_RXP0 M.2_2_RXP0 41 42
M.2_2_RXN0 PERn0/SATA-B+ NC-14 C985 C987 C986
[27] M.2_2_RXN0 43 PERp0/SATA-B- NC-15 44
45 GND-9 NC-16 46
M.2_2_TXN0 C720 C0.1u16X4 M.2_2_TXN0_C 47 48 C22u6.3X6 C1u6.3X4 C0.1u16X4
[27] M.2_2_TXN0 PETn0/SATA-A- NC-17
M.2_2_TXP0 C696 C0.1u16X4 M.2_2_TXP0_C 49 50 PLTRST_BU2#_M2_2
[27] M.2_2_TXP0 PETp0/SATA-A+ PERST# (O)(0/3.3V) or N/C PLTRST_BU2#_M2_2 [23]
51 GND-10 CLKREQ# (IO)(0/3.3V) or N/C 52 TP39
[16] M2_2_GPP_CLKN 53 54 R738 X_0R/4
REFCLKN PEWake# (IO)(0/3.3V) or N/C APU_WAKE# [6,16,19,24,41]
[16] M2_2_GPP_CLKP 55 REFCLKP NC-18 56
57 58

0
GND-11 NC-19 VCC3

石 17 jon FID
VCC3 PIN 69 Close to PIN70, 72, 74
Low SATA
NC PCIE
D52
2
ESD-SFI0402
1
KEY M VCC3

R785 67 68
X_10KR/4 VCC3 R729 10K/4 M.2_2_DET NC-1 SUSCLK(32kHz) (O)(0/3.3V) C983 C982 C984 C1002 C1004 C1003
69 PEDET (NC-PCIe/GND-SATA) 3.3Vaux-7 70
C 71 72 C
[22,27] M.2_2_DET GND-12 3.3Vaux-8
73 74 C22u6.3X6 C1u6.3X4 C0.1u16X4 C0.1u16X4 C0.1u16X4 C0.1u16X4
M.2_2_CARD_DET GND-13 3.3Vaux-9
[27,69] M.2_2_CARD_DET 75 GND-14

阿 04 ep EN
M.2_CARD_DET: D53 ESD-SFI0402
0:Have M.2 2 1

MEC2
1:No M.2

77
SLOT-NGFFCARD67P_BLACK-HF-24

77

MEC2
鋒 06 ei TI
01 (裴 AL
B

(0 B

00 RM 亮樂
68 A工 ) H6 H7 H5

76
<HP-BOM> <HP-BOM> <HP-BOM>

 
SCREW2

Screw

Screw

Screw

SCREW
E2B-7924010-RH E2B-7924010-RH E2B-7924010-RH

1
0)
SCREW
Footprint: H_R240D173_BR189_PT


A A

MICRO-START INT'L CO.,LTD.


Title
M.2 Connector
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 26 of 78
5 4 3 2 1
5 4 3 2 1

M.2 SATA+ SATA CON

00
AUTO Mode M.2_x4 U.2_x4 U.2_x4

AGPIO9 1 0 0 0 0
VCC3
VCC3
M2_DEV_SEL 0 0 0 1 1

0 M
C539 C0.1u16X4 C516 C0.1u16X4
M2_CTRL 0 0 1 0 1
Select M2 PCIE or SATA mode

RD 179 SI 
D M.2_DET 0 1 1 0 0 D

(Default for PE6)

19
21
26
31
34
39
41

41
39
34
31
26
21
19
9

9
U83 U75

VDD-1
VDD-2
VDD-3
VDD-4
VDD-5
VDD-6
VDD-7
VDD-8

VDD-8
VDD-7
VDD-6
VDD-5
VDD-4
VDD-3
VDD-2
VDD-1
37 M.2_2_PCIE_TXP0 PM_SATA_TX0+ 37
AOa+ M.2_2_PCIE_TXN0 PM_SATA_TX0- AOa+
AOa- 36 36 AOa-
M.2 PM_SATA
1 33 M.2_2_PCIE_RXP0 PM_SATA_RX0+ 33 1 M.2_2_TXP0 M.2_2_TXP0 [26]
[14] GPP_TXP4 AI+ BOa+ BOa+ AI+
2 32 M.2_2_PCIE_RXN0 PM_SATA_RX0- 32 2 M.2_2_TXN0 M.2_2_TXN0 [26]
[14] GPP_TXN4 AI- BOa- BOa- AI-

(C 67
M.2 3VSB
5 3 PE6_GPP_TX0P PE6_GPP_TX0P [21] M.2_2_PCIE_TXP0 3 5 M.2_2_RXP0 M.2_2_RXP0 [26]
[14] GPP_RXP4 BI+ AOb+ PE6_GPP_TX0N M.2_2_PCIE_TXN0 AOb+ BI+ M.2_2_RXN0 VCC3
[14] GPP_RXN4 6 BI- AOb- 4 PE6_GPP_TX0N [21] 4 AOb- BI- 6 M.2_2_RXN0 [26]
PE6 M.2
M.2_PE6_DET: 7 PE6_GPP_RX0P PE6_GPP_RX0P [21] M.2_2_PCIE_RXP0 7 M.2_2_DET: R653
BOb+ BOb+

)2   CON
1:PCIE 8 PE6_GPP_RX0N PE6_GPP_RX0N [21] M.2_2_PCIE_RXN0 8 0:M.2_SATA 8.2KR/4
M.2_PE6_DET BOb- BOb- M.2_2_DET R651
30 SEL SEL 30
0:M.2 M.2_2_TXP1 1:M.2_PCIE
GND COa+ 28
27 M.2_2_TXN1
M.2_2_TXP1 [26] 28
27
COa+ GND 10KR/4 [6,20,25] HW_BIOS_MODE
COa- M.2_2_TXN1 [26] COa-
M.2

G
10 24 M.2_2_RXP1 M.2_2_RXP1 [26] 24 10 M.2_2_M_CARD
[14] GPP_TXP5 M.2_2_CARD_DET [26,69]

S
CI+ DOa+ DOa+ CI+

D
11 23 M.2_2_RXN1 M.2_2_RXN1 [26] 23 11
[14] GPP_TXN5 CI- DOa- DOa- CI- Q127
14 12 PE6_GPP_TX1P PE6_GPP_TX1P [21] 12 14 2N7002
[14] GPP_RXP5 DI+ COb+ PE6_GPP_TX1N COb+ DI+
15 13 PE6_GPP_TX1N [21] 13 15

0
[14] GPP_RXN5 DI- COb- COb- DI-
PE6

石 17 jon FID
ATX_5VSB
GND-10

GND-10
16 PE6_GPP_RX1P PE6_GPP_RX1P [21] 16
GND-1
GND-2
GND-3
GND-4
GND-5
GND-6
GND-7
GND-8
GND-9

GND-9
GND-8
GND-7
GND-6
GND-5
GND-4
GND-3
GND-2
GND-1
DOb+ PE6_GPP_RX1N DOb+
DOb- 17 PE6_GPP_RX1N [21] 17 DOb- VCC3

ASM1480_TQFN42 ASM1480_TQFN42 R667


18
20
22
25
29
35
38
40
42
43

43
42
40
38
35
29
25
22
20
18
47KR/4
C M.2_2_CTRL: Q163 C
R654 G2 D2 M.2_2_M_CARD
0:Have M.2 10KR/4
1:No M.2 D1

阿 04 ep EN
S2
[22] M.2_PCIE_CTRL G1

NN-2N7002D

S1
From on board SATA when M.2 use SATA device

鋒 06 ei TI
VCC3
M.2_2_DET

VCC3 VCC3 R669

01 (裴 AL
1KR/4

C543 C0.1u16X4 C359 C0.1u16X4

G
M.2_PE6_DET M.2_2_M_CARD

S
D
Q164
Select M2 or On Board SATA 2N7002
19
21
26
31
34
39
41

19
21
26
31
34
39
41
(0
9

9
U84 U64

(Default for PE6)


VDD-1
VDD-2
VDD-3
VDD-4
VDD-5
VDD-6
VDD-7
VDD-8

VDD-1
VDD-2
VDD-3
VDD-4
VDD-5
VDD-6
VDD-7
VDD-8
37 M.2_2_TXP2 M.2_2_TXP2 [26] 37 PM_SATA_TX0+
AOa+ M.2_2_TXN2 AOa+ PM_SATA_TX0-
AOa- 36 M.2_2_TXN2 [26] AOa- 36
B B
M.2 M.2 SATA

00 RM 亮樂
1 33 M.2_2_RXP2 M.2_2_RXP2 [26] 1 33 PM_SATA_RX0+
[14] GPP_TXP6 AI+ BOa+ [14] SATA_TX0+ AI+ BOa+
2 32 M.2_2_RXN2 M.2_2_RXN2 [26] 2 32 PM_SATA_RX0-
[14] GPP_TXN6 AI- BOa- [14] SATA_TX0- AI- BOa-
5 3 PE6_GPP_TX2P PE6_GPP_TX2P [21] 5 3 PM_SATA_S_TX0+ PM_SATA_S_TX0+ [14]
[14] GPP_RXP6 BI+ AOb+ PE6_GPP_TX2N [14] SATA_RX0+ BI+ AOb+ PM_SATA_S_TX0-
[14] GPP_RXN6 6 BI- AOb- 4 PE6_GPP_TX2N [21] [14] SATA_RX0- 6 BI- AOb- 4 PM_SATA_S_TX0- [14]
PE6 On Board SATA
M.2_PE6_DET: 7 PE6_GPP_RX2P PE6_GPP_RX2P [21] 7 PM_SATA_S_RX0+ PM_SATA_S_RX0+ [14]
BOb+ PE6_GPP_RX2N BOb+ PM_SATA_S_RX0-
1:PCIE BOb- 8 PE6_GPP_RX2N [21] BOb- 8 PM_SATA_S_RX0- [14]
M.2_PE6_DET 30 30
0:M.2 SEL [22,26] M.2_2_DET SEL

68 A工 )
M.2_2_TXP3
GND COa+ 28
27 M.2_2_TXN3
M.2_2_TXP3 [26]
M.2_2_DET:
GND COa+ 28
27
COa- M.2_2_TXN3 [26] COa-
M.2 0:M.2_SATA
10 24 M.2_2_RXP3 M.2_2_RXP3 [26] 10 24
[14] GPP_TXP7 CI+ DOa+ 1:SATA CI+ DOa+
11 23 M.2_2_RXN3 M.2_2_RXN3 [26] 11 23
[14] GPP_TXN7 CI- DOa- CI- DOa-
14 12 PE6_GPP_TX3P PE6_GPP_TX3P [21] 14 12
[14] GPP_RXP7 DI+ COb+ PE6_GPP_TX3N DI+ COb+
15 13 PE6_GPP_TX3N [21] 15 13

76
[14] GPP_RXN7 DI- COb- DI- COb-
PE6

 
GND-10

GND-10
16 PE6_GPP_RX3P PE6_GPP_RX3P [21] 16
GND-1
GND-2
GND-3
GND-4
GND-5
GND-6
GND-7
GND-8
GND-9

GND-1
GND-2
GND-3
GND-4
GND-5
GND-6
GND-7
GND-8
GND-9

DOb+ PE6_GPP_RX3N DOb+


DOb- 17 PE6_GPP_RX3N [21] DOb- 17


ASM1480_TQFN42 ASM1480_TQFN42
18
20
22
25
29
35
38
40
42
43

18
20
22
25
29
35
38
40
42
43

0) 課 Title
MICRO-START INT'L CO.,LTD.
A

M.2 & PCIE6 Control


Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 27 of 78
5 4 3 2 1
5 4 3 2 1

00
0 M
RD 179 SI 
D
VCC3 D

R976 10KR/4 CPUFAN1_FAULT


R975 10KR/4 CPUFAN2_FAULT

(C 67
VCC3

C740 C1u6.3X4
C902 C0.1u16X4 VCC3

)2   CON
U86

20 15 5605_2_A2 R898 10KR0402


3VDD A2/GP15 5605_2_A1 R845 10KR0402 5605_2_A1 R1017 0R0402 CPUFAN1_LED_OFF_BLINK
A1/GP16 16 CPUFAN1_LED_OFF_BLINK [29]
[6,10,24,40,48,54,59,71,72] SCLK0 R979 0R0402 SCLK_NCT5605_FAN 1 17 5605_2_A0 R956 10KR0402 5605_2_A0 R1018 0R0402 CPUFAN2_LED_OFF_BLINK
SCLK A0/GP17 CPUFAN2_LED_OFF_BLINK [30]
[6,10,24,40,48,54,59,71,72] SDATA0 R977 0R0402 SDATA_NCT5605_FAN 2 SDATA
VCC3 R978 47KR1%/4 5605_RST#_FAN 19 RST# CPUFAN1_MODE
14 8

0
BEEP/GP14 GP20 CPUFAN1_MODE [29]
18 9 CPUFAN2_MODE
INT# GP21 CPUFAN2_MODE [30]

石 17 jon FID
C1016 10 SYSFAN1_MODE
GP22 SYSFAN1_MODE [31]
C1u6.3X4 [29] 3 11 SYSFAN2_MODE
CPUFAN1_FAULT LED0/GP10 GP23 SYSFAN2_MODE [31]
4 12 SYSFAN3_MODE
[30] CPUFAN2_FAULT LED1/GP11 GP24 SYSFAN3_MODE [32]
5 13 SYSFAN4_MODE
[29] CPUFAN1_FM LED2/GP12 GP25 SYSFAN4_MODE [32]
[30] CPUFAN2_FM 6 LED3/GP13

VSS
C C

EP
NCT5605 slave address :

21
Write 39H

阿 04 ep EN
Read 38H

鋒 06 ei TI
01 (裴 AL Read 38H

(0 Write 39H B

00 RM 亮樂
68 A工 )
76 程  
A

0) 課 Title
MICRO-START INT'L CO.,LTD.
A

CPU FAN Control


Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 28 of 78
5 4 3 2 1
5 4 3 2 1

TYPE J : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO

00
1.PWM/DC/OCP LED(現在是改成R/G/B3色LED)
2.GPIO可以由BIOS切換 PWM/DC MODE
3.OCP拉回GPIO給BIOS認

0 M
4.PWM OR DC FAN拉回GPIO給BIOS認 +12V
>40mil
5.FAN轉速加快的時候由SOFTWARE 控制GPIO讓燈的變化

RD 179 SI 
C_FAN1_PWM R992 100R/4
D D
C81 C0.1u16X4

C576 X_C0.1u16X4

C
D51 R984

(C 67
1N4148W 4.7K/4

A
CPU_FAN1
+12V 4 TO SIO
PWM Mode : VOUT voltage follows VIN voltage MEC1 3 R995 27K/4
CPU_FAN1TAC [22]
DC Mode : VOUT voltage is regulated to 3.8*DCIN voltage. 2

)2   CON
C3 Close to U1 PIN5 1
U24
VCC3 C438 C4.7u16X8 5 2 C_FAN1_PWM BH1X4B_BLACK C406 R981
VIN PWMOUT C0.1u16X4 10K/4
N32-1040CF1-H06
R768 0R/4 1 4
R985 PWMIN VOUT
2K/4
From SIO CPUFAN1_PWR
R996 100K1%4
[22] SIO_CPU_FAN1 8 CPUFAN_PWR

0
DCIN Fault(OD) CPUFAN1_FAULT
Reserved-1 3 CPUFAN1_FAULT [28]

石 17 jon FID
C443 C0.1u16X4
CPUFAN1_FM
>40mil C584 C409
C0.1u16X4
Reserved-2 7 CPUFAN1_FM [28] C22u16X8
FM(PP) C576,C406,C409 close to FAN Connector
[28] CPUFAN1_MODE CPUFAN1_MODE R980 0R/4 CPUFAN1_FIX_MODE 6 MODE
GND 9
FIX MODE unstuff
C NCT3947S VCC5 C

GPIO Control

阿 04 ep EN
Avoid NCT3947S MODE PIN Leakage PCH GPIO R990
47K/4
VCC3
PWM MODE HIGH Q69
G2 D2 CPUFAN1_DC_LED

R993
DC MODE LOW

鋒 06 ei TI
D1
X_10K/4 S2
CPUFAN1_FM
CPUFAN1_FIX_MODE
Default AUTO MODE GPI(Floating) G1

NCT3947S Internall pull up 1.65V NN-2N7002D

S1
R991 C350 ATX_5VSB

01 (裴 AL
X_10K/4 C1u6.3X4

20150722
R999
47K/4
CHECK NCT3947S Sink Current
Q74

(0
Resever For FIX DC or PWM MODE USE By PM SPEC G2 D2 CPUFAN1_LED_OFF CPUFAN1_PWM_LED

D1
S2
B B
G1

00 RM 亮樂
[28] CPUFAN1_LED_OFF_BLINK
D
S1 NN-2N7002D CPUFAN1_FM G Q71
S 2N7002

D
CPUFAN1_FAULT G Q120 VCC5
S 2N7002

20150722

68 A工 )
R983
D43 X_47K/4
GREEN Q3 StuFF 20160505
VCC3 R994 330R4 CPUFAN1_LED_OFF 1 6 CPUFAN1_DC_LED Q79
G2 D2 CPUFAN1_FAULT_LED
RED
CPUFAN1_LED_OFF 2 5 CPUFAN1_PWM_LED D1

76
S2

 
BLUE CPUFAN1_FAULT G1
VCC3 R982 X_330R4 3 4 CPUFAN1_FAULT_LED


X_NN-2N7002D

S1
LED04-[BRG]-20mA3.9V_1616-RH

0)
RGB


A
D0C-040S400-H91 A
20161024 Update CHECK NCT3947S Sink Current
DC_FAN_LED(綠)
PWM_FAN_LED(藍)
FAN_OCP_LED(紅) MICRO-START INT'L CO.,LTD.
1.MODE : USE MODE PIN change FAN MODE(PWM or DC FAN) Title
CPU FAN1-TYPE J
2.FAULT : USE FAULT PIN Triger OVT/OCP Protection,LOW Atcive (Reserve NEW IC) Size Document Number Rev
3.FM : USE FM PIN For BIOS USE to Detect PWM or DC FAN & Show information(Reserve NEW IC) Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 29 of 78
5 4 3 2 1
5 4 3 2 1

00
TYPE J : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO
1.PWM/DC/OCP LED(現在是改成R/G/B3色LED)
2.GPIO可以由BIOS切換 PWM/DC MODE

0 M
3.OCP拉回GPIO給BIOS認
4.PWM OR DC FAN拉回GPIO給BIOS認

RD 179 SI 
+12V
D
>40mil D
5.FAN轉速加快的時候由SOFTWARE 控制GPIO讓燈的變化 C_FAN2_PWM R1009 100R/4

C84 C0.1u16X4

C618 X_C0.1u16X4

C
(C 67
D63 R1005
1N4148W 4.7K/4

A
PUMP_FAN1
+12V 4 TO SIO

)2   CON
PWM Mode : VOUT voltage follows VIN voltage MEC1 3 R1012 27K/4
CPU_FAN2TAC [22]
DC Mode : VOUT voltage is regulated to 3.8*DCIN voltage. 2
C3 Close to U1 PIN5 1
U43
VCC3 C613 C4.7u16X8 5 2 C_FAN2_PWM BH1X4B_BLACK C591 R1001
VIN PWMOUT C0.1u16X4 10K/4
N32-1040CF1-H06
R1000 0R/4 1 4
R1007 PWMIN VOUT
2K/4
From SIO

0
CPUFAN2_PWR

石 17 jon FID
R1013 100K1%4
[22] SIO_CPU_FAN2 8 DCIN Fault(OD)
3 CPUFAN2_FAULT
CPUFAN_PWR
Reserved-1 CPUFAN2_FAULT [28]
C617 C0.1u16X4
CPUFAN2_FM
>40mil C727 C604
C0.1u16X4
Reserved-2 7 CPUFAN2_FM [28] C22u16X8
FM(PP) C618,C591,C604 close to FAN Connector
[28] CPUFAN2_MODE CPUFAN2_MODE R1002 0R/4 CPUFAN2_FIX_MODE 6
C MODE C
GND 9
FIX MODE unstuff
NCT3947S VCC5
GPIO Control

阿 04 ep EN
Avoid NCT3947S MODE PIN Leakage PCH GPIO R1006
47K/4
VCC3
PWM MODE HIGH Q81
D2 CPUFAN2_DC_LED

鋒 06 ei TI
G2

R1010
DC MODE LOW D1
X_10K/4 S2
CPUFAN2_FM
CPUFAN2_FIX_MODE
Default AUTO MODE GPI(Floating) G1

NCT3947S Internall pull up 1.65V NN-2N7002D

S1
01 (裴 AL
R1008 C353
X_10K/4 C1u6.3X4 ATX_5VSB

20150722

R1016
CHECK NCT3947S Sink Current

(0
47K/4

Resever For FIX DC or PWM MODE USE By PM SPEC Q83 CPUFAN2_PWM_LED


G2 D2 CPUFAN2_LED_OFF
B B

00 RM 亮樂
D1
S2
[28] CPUFAN2_LED_OFF_BLINK G1 D
CPUFAN2_FM G Q82
NN-2N7002D S 2N7002
S1

VCC5
D
CPUFAN2_FAULT G Q125

68 A工 )
S 2N7002

20150722
R1003
X_47K/4
D62 Q3 StuFF 20160505
GREEN Q88
VCC3 R1011 330R4 CPUFAN2_LED_OFF 1 6 CPUFAN2_DC_LED G2 D2 CPUFAN2_FAULT_LED

76  
RED D1
CPUFAN2_LED_OFF 2 5 CPUFAN2_PWM_LED S2


CPUFAN2_FAULT G1
BLUE
VCC3 R1004 X_330R4 3 4 CPUFAN2_FAULT_LED X_NN-2N7002D

S1
0)
LED04-[BRG]-20mA3.9V_1616-RH

RGB

課 D0C-040S400-H91
A A

20161024 Update CHECK NCT3947S Sink Current


DC_FAN_LED(綠)
PWM_FAN_LED(藍) MICRO-START INT'L CO.,LTD.
Title
1.MODE : USE MODE PIN change FAN MODE(PWM or DC FAN) FAN_OCP_LED(紅) CPU FAN2-TYPE J
2.FAULT : USE FAULT PIN Triger OVT/OCP Protection,LOW Atcive (Reserve NEW IC) Size
Custom
Document Number Rev
MS-7A31..G 1.0
3.FM : USE FM PIN For BIOS USE to Detect PWM or DC FAN & Show information(Reserve NEW IC) Date: Tuesday, December 13, 2016 Sheet 30 of 78
5 4 3 2 1
5 4 3 2 1

+12V
TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE >40mil

00
S_FAN1_PWM R13 100R/4

C85 C0.1u16X4
2.GPIO可以由BIOS切換 PWM/DC MODE
C27 X_C0.1u16X4

0 M

C
D5 R16
1N4148W 4.7K/4

A
RD 179 SI 
SYS_FAN1
D 4 TO SIO D
PWM Mode : VOUT voltage follows VIN voltage MEC1 3 R7 27K/4
SYS1_FANTAC [22]
DC Mode : VOUT voltage is regulated to 3.8*DCIN voltage. 2
+12V 1

BH1X4B_BLACK C13 R9
C3 Close to U1 PIN5 N32-1040CF1-H06 C0.1u16X4 10K/4
U3
VCC3 C5 C4.7u16X8 5 2 S_FAN1_PWM
VIN PWMOUT

(C 67
R5 0R/4 1 4 SYSFAN1_PWR
R6 PWMIN VOUT
2K/4
CPUFAN_PWR
From SIO

)2   CON
R8 100K1%4
>40mil C28 C21
C0.1u16X4
[22] SIO_SYS1_FAN 8 DCIN Fault(OD) C22u16X8
Reserved-1 3 C27,C13,C21 close to FAN Connector
C15 C0.1u16X4
Reserved-2 7
FM(PP)
[28] SYSFAN1_MODE SYSFAN1_MODE R17 0R/4 SYSFAN1_FIX_MODE 6 MODE
GND 9
FIX MODE unstuff
Avoid NCT3947S MODE PIN Leakage NCT3947S

0
GPIO Control

石 17 jon FID
VCC3
PCH GPIO

C R12
PWM MODE HIGH C
X_10K/4

SYSFAN1_FIX_MODE
DC MODE LOW

阿 04 ep EN
Default AUTO MODE GPI(Floating)
R15 C354 NCT3947S Internall pull up 1.65V
X_10K/4 C1u6.3X4
+12V
20150722
>40mil
S_FAN2_PWM R46 100R/4

鋒 06 ei TI
C86 C0.1u16X4

C39 X_C0.1u16X4
Resever For FIX DC or PWM MODE USE By PM SPEC

C
01 (裴 AL
D8 R47
1N4148W 4.7K/4

A
SYS_FAN2
4 TO SIO
PWM Mode : VOUT voltage follows VIN voltage MEC1 3 R22 27K/4
SYS2_FANTAC [22]
DC Mode : VOUT voltage is regulated to 3.8*DCIN voltage. 2
+12V 1

(0
BH1X4B_BLACK C31 R28
C3 Close to U1 PIN5 N32-1040CF1-H06 C0.1u16X4 10K/4
U5
B VCC3 C29 C4.7u16X8 S_FAN2_PWM B
5 2

00 RM 亮樂
VIN PWMOUT

R26 0R/4 1 4 SYSFAN2_PWR


R40 PWMIN VOUT
2K/4
CPUFAN_PWR
From SIO >40mil C69 C38
[22] SIO_SYS2_FAN R43 100K1%4 8 C22u16X8 C0.1u16X4
DCIN Fault(OD)
Reserved-1 3 C39,C31,C38 close to FAN Connector
C33 C0.1u16X4

68 A工 )
Reserved-2 7

SYSFAN2_MODE R50 0R/4 SYSFAN2_FIX_MODE


FM(PP)
[28] SYSFAN2_MODE 6 MODE
GND 9
FIX MODE unstuff
NCT3947S
Avoid NCT3947S MODE PIN Leakage GPIO Control

76
VCC3

 
PCH GPIO


R20
PWM MODE HIGH
X_10K/4

0)
SYSFAN2_FIX_MODE
DC MODE LOW
Default AUTO MODE GPI(Floating)


A
R18 C384 NCT3947S Internall pull up 1.65V A
X_10K/4 C1u6.3X4

20150722

Resever For FIX DC or PWM MODE USE By PM SPEC MICRO-START INT'L CO.,LTD.
Title
SYSTEM FAN1/2-TYPE K
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 31 of 78
5 4 3 2 1

Resever For FIX DC or PWM MODE USE By PM SPEC


5 4 3 2 1

00
+12V
TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE >40mil
S_FAN3_PWM R87 100R/4

C112 C0.1u16X4
2.GPIO可以由BIOS切換 PWM/DC MODE
C114 X_C0.1u16X4

0 M

C
RD 179 SI 
D12 R89
D 1N4148W 4.7K/4 D

A
SYS_FAN3
4 TO SIO
PWM Mode : VOUT voltage follows VIN voltage MEC1 3 R53 27K/4
SYS3_FANTAC [22]
DC Mode : VOUT voltage is regulated to 3.8*DCIN voltage. 2
+12V 1

BH1X4B_BLACK C72 R64


C3 Close to U1 PIN5 N32-1040CF1-H06 C0.1u16X4 10K/4

(C 67
U12
VCC3 C71 C4.7u16X8 5 2 S_FAN3_PWM
VIN PWMOUT

R56 0R/4 1 4 SYSFAN3_PWR


PWMIN VOUT

)2   CON
R75
2K/4
CPUFAN_PWR
From SIO >40mil C143 C113
[22] SIO_SYS3_FAN R80 100K1%4 8 C22u16X8 C0.1u16X4
DCIN Fault(OD)
Reserved-1 3 C114,C72,C113 close to FAN Connector
C93 C0.1u16X4
Reserved-2 7

SYSFAN3_MODE SYSFAN3_FIX_MODE
FM(PP)
[28] SYSFAN3_MODE R90 0R/4 6 MODE
9

0
GND
FIX MODE unstuff

石 17 jon FID
NCT3947S
Avoid NCT3947S MODE PIN Leakage GPIO Control
VCC3
PCH GPIO
C C

R52
PWM MODE HIGH
X_10K/4

阿 04 ep EN
SYSFAN3_FIX_MODE
DC MODE LOW
Default AUTO MODE GPI(Floating)
R51 C355 NCT3947S Internall pull up 1.65V
X_10K/4 C1u6.3X4

鋒 06 ei TI
20150722
+12V
>40mil
S_FAN4_PWM R120 100R/4

Resever For FIX DC or PWM MODE USE By PM SPEC C118 C0.1u16X4

01 (裴 AL
C345 X_C0.1u16X4

C
D19 R124
1N4148W 4.7K/4

(0

A
SYS_FAN4
4 TO SIO
PWM Mode : VOUT voltage follows VIN voltage MEC1 3 R95 27K/4
SYS4_FANTAC [22]
DC Mode : VOUT voltage is regulated to 3.8*DCIN voltage. 2
B +12V B
1

00 RM 亮樂
BH1X4B_BLACK C148 R109
C3 Close to U1 PIN5 N32-1040CF1-H06 C0.1u16X4 10K/4
U36
VCC3 C147 C4.7u16X8 5 2 S_FAN4_PWM
VIN PWMOUT

R96 0R/4 1 4 SYSFAN4_PWR


R106 PWMIN VOUT
CPUFAN_PWR

68 A工 )
2K/4
From SIO >40mil C348 C341
[22] SIO_SYS4_FAN R116 100K1%4 8 C22u16X8 C0.1u16X4
DCIN Fault(OD)
Reserved-1 3 C345,C148,C341 close to FAN Connector
C149 C0.1u16X4
Reserved-2 7

SYSFAN4_MODE R125 0R/4 SYSFAN4_FIX_MODE


FM(PP)
[28] SYSFAN4_MODE 6

76
MODE
GND 9

 
FIX MODE unstuff
NCT3947S


Avoid NCT3947S MODE PIN Leakage GPIO Control
VCC3
PCH GPIO

0)
R94
PWM MODE HIGH


X_10K/4
A
SYSFAN4_FIX_MODE
DC MODE LOW A

Default AUTO MODE GPI(Floating)


R91 C361 NCT3947S Internall pull up 1.65V
X_10K/4 C1u6.3X4

20150722 MICRO-START INT'L CO.,LTD.


Title
SYSTEM FAN3/4-TYPE K
Size Document Number Rev
Custom MS-7A31..G 1.0
Resever For FIX DC or PWM MODE USE By PM SPEC
Date: Tuesday, December 13, 2016 Sheet 32 of 78
5 4 3 2 1
5 4 3 2 1

LAN2-- I211AT UL1

00
[16] PE_LAN_CLKP PE_LAN_CLKP 26 58 LAN2_MDI0_P
[16]
[14]
[14]
PE_LAN_CLKN
PE_LAN_TXP
PE_LAN_TXN
CL9
CL8
C0.1u16X4
C0.1u16X4
PE_LAN_CLKN
PE_LAN_TXP_C
PE_LAN_TXN_C
25
24
23
PECLKp
PECLKn
PE_Rp
PE_Rn
i211 MDI_PLUS[0]
MDI_MINUS[0]
MDI_PLUS[1]
MDI_MINUS[1]
57
55
54
LAN2_MDI0_N
LAN2_MDI1_P
LAN2_MDI1_N
[14] PE_LAN_RXP CL7 C0.1u16X4 PE_LAN_RXP_C 21 53 LAN2_MDI2_P LAN_USB1B
CL6 C0.1u16X4 PE_LAN_RXN_C PE_Tp MDI_PLUS[2] LAN2_MDI2_N R310 330R LAN2_LED YELLOW+

M
20 52 29

0
[14] PE_LAN_RXN PE_Tn MDI_MINUS[2] +3.3V_LAN2
50 LAN2_MDI3_P LED2_LINK# 30 YELLOW-
MDI_PLUS[3] LAN2_MDI3_N RL2 330R/8 POWER
MDI_MINUS[3] 49 LAN_LED_VCC5 19
C362 X_C100p50N LAN_RST# 17 LAN2_MDI0_P 20 TD1+
PE_RST_N

RD 179 SI 
16 40 C420 C0.039u16X/6 LAN2_MDI0_N 21 TD1-
[16,21] PM_WAKE# PE_WAKE_N CTOP TD2+
D 37 C327 LAN2_MDI1_P 22 D
CBOT XTAL2 R428 0R/4 LAN2_25MCLK TD2-
XTAL2 45 C1u6.3X4 LAN2_MDI1_N 23
+3.3V_LAN2 R459 X_33KR/4 12 46 XTAL1 R417 0R/4 XTALO_LAN2 LAN2_MDI2_P 24 TD3+
R464 X_3.3KR/4 RSVD12_PU XTAL1 R407 4.99KR1%/4 LAN2_MDI2_N TD3-
13 RSVD13_PU RSET 48 25
14 I211 NC LAN2_MDI3_P 26 TD4+
RSVD14_PU LAN2_MDI3_N TD4-
15 RSVD15_PU VDD1P5_OUT 39 AVDD15_LAN2 27
38 VDD09_LAN2 RCT2_GND 28 GND
VDD0P9_OUT LED2_1000# 31 GREEN+/ORANGE-
36 LED2_100# R497 330R LED2_100#_C 32 GREEN-/ORANGE+
RSVD36_PU

(C 67
34 RSVD34_PU
35 56 AVDD15_LAN2 RJ45_USBX2_LEDX2-1000-RH-10
RSVD35_PU VDD1P5-1
VDD1P5-2 47
2 RSVD2_PD
3 RSVD3_PD VDD0P9-1 42 VDD09_LAN2

)2   CON
6 RSVD6_PU VDD0P9-2 32
5 RSVD5_PU I211 No support NCSI VDD0P9-3 11
7 RSVD7_PU VDD0P9-4 59
9 RSVD9_PU
8 RSVD8_PU
43 I211 NC 27 +3.3V_LAN2 XTALO_LAN2 C383 X_C27p50N/4 RCT2_GND
RSVD43 VDD3P3-1
44 RSVD44 VDD3p3-2 10

2
VDD3P3-3 64

3
2
+3.3V_LAN2 R481 3.3KR/4 29 DL1
JTAG_TDI Y6 RL1
4 51 X_ESD

0
R493 3.3KR/4 JTAG_TDO VDD3P3-4 0R0402
18 JTAG_TMS VDD3P3-5 41 25MHZ18p_S-HF-9

石 17 jon FID
R496 3.3KR/4 19

1
JTAG_CLK
63 D0G-1020510-I05

4
1
SDP0
SDP1/PCIE_DIS 61 D0G-8010510-SI0
LED2_100# 31 62 LAN2_25MCLK C395 X_C27p50N/4
LED2_LINK# LED0 SDP2
30 LED1 SDP3 60
LED2_1000# 33
C LED2 C
+3.3V_LAN2 R480 3.3KR/4 28 DEV_OFF_N
R425 3.3KR/4 1 22
LAN_PWR_GOOD NC

阿 04 ep EN
GND 65

WGI211AT-SLJXZ-SLJXY-HF

2016.07.21 Add Disable LAN Function

鋒 06 ei TI
VCC3

C0.1u16X4 C623 U91


NC7SZ08M5X_SOT23-5
5

[23] PLTRST_BU2#_LAN 1 A
VCC
UL2
4 LAN_RST_BUFF R140 22R/4 LAN_RST# LAN2_MDI1_N 1 NC 10 LAN2_MDI1_N

01 (裴 AL
Y

[16] LAN_BIOS_OFF# 2 B LAN2_MDI1_P 2 NC 9 LAN2_MDI1_P


GND
3VSB +12V VCC5
LAN2_MDI0_N 4 LAN2_MDI0_N
NC 7
3

LAN2_MDI0_P 5 NC 6 LAN2_MDI0_P

R432 R440 AOZ8829DI-03

8
20K/4 7.5K1%/4

(0
VDD09_LAN2 Q80 QL1
D
LAN_LED_OFF LAN_LED_OFF_R D0G-06A050C-A68
G2 D2 G
120mA
S
2N7002
D0G-05A0300-I14
D1
B C424 CL5 B
S2

00 RM 亮樂
X_C0.1u16X4 [22,72] ALL_LED_OFF# G1 C1u16X4
LAN_LED_VCC5 UL3
NN-2N7002D LAN2_MDI2_P 1 NC 10 LAN2_MDI2_P

S1
LAN2_MDI2_N 2 NC 9 LAN2_MDI2_N

LAN2_MDI3_P 4 LAN2_MDI3_P
NC 7
LAN2_MDI3_N 5 NC 6 LAN2_MDI3_N
+3.3V_LAN2 AOZ8829DI-03

8
C371
C10u6.3X6
C367
C22u6.3X6
C435
C0.1u16X4

68 A工 )
C397
C0.1u16X4
C401
C0.1u16X4
C408
C0.1u16X4

76
LAN2_LED CL1 C0.1u16X4
AVDD15_LAN2

 
LED2_LINK# CL2 C0.1u16X4


LED2_1000# CL3 C0.1u16X4

PIN47 C366 C380 C417 3VSB RL3 0R/8 +3.3V_LAN2 LED2_100#_C CL4 C0.1u16X4
LAN COVER待pm提供

0)
C10u6.3X6 C0.1u16X4 C0.1u16X4
PIN56


A A
VDD09_LAN2

C365 C403 C436 C375 C398 C414


C10u6.3X6 C10u6.3X6 C0.1u16X4 C0.1u16X4 C0.1u16X4 X_C0.1u16X4
MICRO-START INT'L CO.,LTD.
Title
LAN-Intel I211AT
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 33 of 78
5 4 3 2 1
5 4 3 2 1

ALC1220 U82

00
AUDIO1B PORT5
[5] AZ_RST# 10 45 A_LOUT_R AUDIO1E PORT2 SROUT_L RA1 75R SROUT_LA 52
RSTB/I2S_MCLK FRONT_R A_LOUT_L A_LOUT_L RA2 75R1%4 LOUT_LA
[5] AZ_BITCLK 11 BCLK/I2S_SCLK FRONT_L 46 22 53
[5] AZ_SYNC 12 23 SURR_JD 54
22R/4 SDIN0 SYNC/I2S_LRCK A_SROUT_R
[5] AZ_SDIN0 RA44 13 SDI/I2S_OUT SURR_R 24 ECA3 1+ 2 CD100u/10V SROUT_R FRONT_JD 24 SROUT_R RA4 75R SROUT_RA 55
[5] AZ_SDOUT 14 SDO/I2S_IN SURR_L 25 A_SROUT_L ECA4 1+ 2 CD100u/10V SROUT_L A_LOUT_R RA5 75R1%4 LOUT_RA 25
AZ_BITCLK

1
CA29 R99 100K/4 A_CEN_OUT ECA6 1+ 2 CD100u/10V CEN_OUT AUDIOJACKX5

M
56 21

0
VCC3

X4
HD_I2C SEL CEN
X_10P50N 20 A_BASS ECA7 1+ 2 CD100u/10V BASS AUDIOJACKX5

X3
LFE DA1 DA2 DA3 DA9
4 P_I2S_IN/GPIO6
CA4 5 32 ESD-SFI0402 ESD-SFI0402 ESD-SFI0402 ESD-SFI0402
P_I2S_OUT1/GPIO7/DSD_R SIDESURR_R

RD 179 SI 
X_10p50N4 6 33

2
P_I2S_SCLK/GPIO2/DSD_SCLK SIDESURR_L
D 7 P_I2S_MCLK/GPIO4 D
8 P_I2S_LRCK/GPIO5/DSD_L LINE1_R 36 A_LINE_IN_R ECA8 1+ 2 CD10u16EL LINE_IN_R
37 A_LINE_IN_L ECA9 1+ 2 CD10u16EL LINE_IN_L
VCC3 SPDIFO1 LINE1_L
53 SPDIF_OUT
15 22 A_LINE2_R CA49 2.2u10X6 LINE2_R LINE2_R [35] CEN/BAS
R104 2.2K/4 AUDIO_SDA PCBEEP LINE2_R A_LINE2_L CA51 2.2u10X6 LINE2_L
LINE2_L 23 LINE2_L [35]
R111 2.2K/4 AUDIO_CLK AUDIO_SDA 54 AUDIO1A PORT4
AUDIO_CLK I2C_SDA A_MIC1_R
55 I2C_SCL MIC1_R 30 ECA12 1+ 2 CD10u16EL MIC1_R CEN_OUT RA7 75R CEN_OUTA 42
MIC1_L 31 A_MIC1_L ECA13 1+ 2 CD10u16EL MIC1_L AUDIO1D PORT3 43

(C 67
2 LINE_IN_L RA6 1KR/4 LINE_IN_LA 32 CEN_JD 44
LED_BEAT/GPIO0/DMIC1
[35] EAPD EAPD 3 EAPD/GPIO1/DMIC_CLK/LED_PULSE MIC2_R 34 A_MIC2_R ECA14 1+ 2 CD10u16EL MIC2_R MIC2_R [35] 33 BASS RA9 75R BASSA 45
MIC2_L 35 A_MIC2_L ECA15 1+ 2 CD10u16EL MIC2_L MIC2_L [35] LINE1_JD 34 41
VCC3 1 LINE_IN_R RA8 1KR/4 LINE_IN_RA 35
DVDD

1
VDDIO_AUDIO 9 48 JD1 AUDIOJACKX5

X1
DVDD-IO JD1

)2   CON
LDO3_CAP 52 49 JD2
LDO3_CAP JD2 JD3 CA14 CA15 AUDIOJACKX5 DA10 DA11
DIGITAL 50 JD3 [35]

X2
JD3 JD4 ESD-SFI0402 ESD-SFI0402 ESD-SFI0402 ESD-SFI0402
57 GND_PAD JD4 51

2
VCC3_CP 41 18 MIC1_VREFO_L
CPVDD MIC1_VREFO_L MIC1_VREFO_R
CA18 C2.2u6.3X4 V_CPVEE 44
Analog MIC1_VREFO_R 19
16
CPVEE LINE2_VREFO MIC2_VREFO
MIC2_VREFO 17 MIC2_VREFO [35]
LDOVDD 26 MIC1_VREFO_L RA10 2.2K/4 MIC1_LA
AVDD1 V_CBP CA42 2.2u10X6
42

0
CA19 C10u6.3X6 V_LD01_CAP CBP V_CBN MIC1_VREFO_R RA86 2.2K/4 MIC1_RA
27 LDO1_CAP CBN 43

石 17 jon FID
CA20 C10u6.3X6 V_LD02_CAP 39 C708 C100p50N4 AUDIO1C PORT6
CA21 C0.1u16X4 LDO2_CAP AUDIO1F PORT1
CPVREF 47
2 1 V_LD02_VRP 38 MIC1_L RA12 1KR/4 MIC1_LA 2 SPDIFO1 R739 10R/4 SPDIFO1A A
ECA5
+
CD100u/10V LDO2_VRP DRIVE
AVSS1 29 3 VCC5 B IC
CA22 C10u6.3X6 VREF_1220 28 40 MIC1_JD 4 C
CA23 C0.1u16X4 VREF AVSS2 MIC1_R RA13 1KR/4 MIC1_RA CA1
5
C 1 X_C0.1u16X4 C
ALC1220 AUDIOJACKX5
AUDIOJACKX5
CA25 CA26

阿 04 ep EN
ESD-SFI0402 ESD-SFI0402

LINE2_R RA83 100K/1%/4


LINE2_L RA84 100K/1%/4

AVCC33 For GAMING


RA20 100K1%4 JD1 RA21 200K1%4 FRONT_JD CEN/BAS LIN_IN

鋒 06 ei TI
RA22 100K1%4 SURR_JD 4 3
RA23 100K1%4 JD2 RA24 200K1%4 MIC1_JD
RA25 100K1%4 CEN_JD [35] LOUT_LA LOUT_LA RA14 X_22K/4
[35] LOUT_RA LOUT_RA RA15 X_22K/4
RA26 100K1%4 JD3 SURR LIN_OUT
[35] CEN_OUTA CEN_OUTA RA16 22K/4 5 2

01 (裴 AL
[35] BASSA BASSA RA17 22K/4
RA29 100K1%4 JD4 RA30 200K1%4 LINE1_JD
[35] SROUT_RA SROUT_RA RA18 22K/4
[35] SROUT_LA SROUT_LA RA19 22K/4
all of JD resistors should be placed SPDIFO1 MIC1
as close as possible to the sense pin of codec. 6 1

(0
near JACK
N58-25F0271-L06

B B

00 RM 亮樂
Digital Analog
+12V +12V_A

LA2 0R/8
CPVDD POWER:ATX5VSB will Leakage to CVDD by ALC1220, so CVDD must keep 3.3V
LA3 0R/8 VCC3 VDDIO_AUDIO LDO3_CAP VCC3_CP
Pin1 Pin9 Pin41

68 A工 )
-12V -12V_A

40mil CA31 CA30 CA35 CA32 CA33 CA34 CA43 CA36


CPVDD:150mA
LA1
C10u6.3X6 C0.1u16X4 C10u6.3X6 C0.1u16X4C10u6.3X6 C0.1u16X4 C10u6.3X6 C0.1u16X4
LDOVDD VCC3_CP
ATX_5VSB LDOVDD Digital Analog
UA2 GS7116S5-SOT23-5

76
0R/8 1 VDD VOUT 5

 
Digital Analog VCC3 RA59 X_0R/6 VCC3_CP
CA27 CA28 Closed Codec

GND

ADJ

C0.1u16X4 C10u16X8 3
CA63 RA61 10K/4 EN CA61 CA62
C1u6.3X4 C4.7u16X8

4
680p50X4 RA60
LDOVDD

0)
CA60 10K/1%4
X_2.2u6.3X4 3AVCC_FB
Pin26


RA62
A Digital Analog 3.16K1%4 A

CA65 CA64
LA4 0R/8 45.8mA C0.1u16X4 C10u16X8
VCC3 AVCC33
CPA1 X_COPPER
2016/05/18 EMI
CA58 CA59 CPA2 X_COPPER MICRO-START INT'L CO.,LTD.
C0.1u16X4 C0.1u16X4 CA37 X_C0.1u16X4 Title
CA38 X_C1000p16X Audio ALC1220-1
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 34 of 78
5 4 3 2 1
5 4 3 2 1

RA91 1K/1%/4

00
+12V_A
Y RA34 4.7K/4 F_MIC2_L
[34] MIC2_VREFO MIC2_VREFO Z
X RA85 4.7K/4 F_MIC2_R
S-BAT54A_SOT23

8
DA4

0 M
UA3A

V+
RA90 4.99K/1%/4 2 N31-2051411-H06
-IN A

RD 179 SI 
1 F_LINE2_R JAUD1
OUT A MIC2_L RA35 75R F_MIC2_L
D [34] LINE2_R 3 +IN A [34] MIC2_L 1 MIC GND 2 D

OPA1652AID_SOIC8-HF [34] MIC2_R MIC2_R RA36 75R F_MIC2_R 3 4

V-
ECA11 MICPWR PRESENCE#
CD10u16EL F_LINE2_R RA87 100R/6 F_LINE2R 5 6 MIC2_JD

4
FLINE OUTR LINE NEXT R
+12V_A 1+ 2
[34] JD3 RA38 47R/4 HPON 7 8
CA50 C0.1u16X4 HPON
F_LINE2_L RA78 100R/6 F_LINE2L 9 10 LINE2_JD
FLINE OUTL LINE NEXT L

(C 67
-12V_A
OC : C11-1067514-T04 H2X5[8]M_BLACK-RH
CA39 RA40 RA41
ECA10 GAMING: C91-1001611-N10 C1000p16X4 100K1%4 200K1%4
RA89 1K/1%/4 CD10u16EL

)2   CON
2 +1
-12V_A
+12V_A CA57 C0.1u16X4
Close to Front panel
Close to U3 For HDA/AC97 front cable.

8
UA3B

V+

0
RA88 4.99K/1%/4 6 -IN B

石 17 jon FID
7 F_LINE2_L Close to Jack F_LINE2L 2 1
OUT B DA5
[34] LINE2_L 5 +IN B F_LINE2R 2 1 F_MIC2_R RA42 22K/4
OPA1652AID_SOIC8-HF ESD protect DA6 F_MIC2_L RA43 22K/4
V-

D0G-2950500-SI0 F_MIC2_R 2 1
DA7 F_LINE2R RA63 22K/4
D0G-3010510-I05
4

C F_MIC2_L 2 1 F_LINE2L RA45 22K/4 C


DA8

ESD-SFI0402

阿 04 ep EN
-12V_A

使用測光LED
Rear Line OUT De-POP circuit
(De-pop circuit for Rear Line out & Front Headphone out) 3VSB VCC5 VCC5 VCC5 VCC5 VCC5 VCC5 VCC5 VCC5

鋒 06 ei TI
RA73 RA71 RA72 RA70 RA75 RA74 RA76 RA77
RA46 CA40 1KR/4 1KR/4 1KR/4 1KR/4 1KR/4 1KR/4 1KR/4 1KR/4
220K C0.1u16X4
3VSB

A
01 (裴 AL
RA47 0R0402 RA48 10K/4 B QA1 LEDA4 LEDA2 LEDA3 LEDA1 LEDA6 LEDA5 LEDA7 LEDA8
P-3906 LED-WHITE-25mA LED-WHITE-25mA LED-WHITE-25mA LED-WHITE-25mA LED-WHITE-25mA LED-WHITE-25mA LED-WHITE-25mA LED-WHITE-25mA
RA49
C

10K/4
E

B
B QA2 CA3 MUTE
P-3906 C22u6.3X6 AUDIO_LED1 AUDIO_LED2
E

(0
C

EAPD RA52 1KR/4 EAPD_R B QA9 QA4 QA5


[34] EAPD D D
P-3906 FADING_LED FADING_LED
[22,69,70] FADING_LED G
[22,69,70] FADING_LED G

S S
C

2N7002 2N7002
B B
Digital

00 RM 亮樂
Analog
VCC5 VCC5 VCC5 VCC5
QA6 QA7

MUTE RA55 1KR/4 2 6 LOUT_LA LOUT_LA [34] MUTE RA56 1KR/4 2 6 F_LINE2L

68 A工 )
1 1 RA81 RA79 RA80 RA82
RA57 1KR/4 5 3 LOUT_RA LOUT_RA [34] RA58 1KR/4 5 3 F_LINE2R 1KR/4 1KR/4 1KR/4 1KR/4 MHA1

9
1
4 4
A

A
NN-HBN2515S6R NN-HBN2515S6R 7 2
LEDA11 LEDA9 LEDA10 LEDA12
LED-WHITE-25mA LED-WHITE-25mA LED-WHITE-25mA LED-WHITE-25mA 6 3

76  
X_MH001

4
B

B

AUDIO_LED3 CA46 CA48
C0.1u16X4 C0.1u16X4
QA8
D
FADING_LED
[22,69,70] FADING_LED G

0)
S
QA3 QA10 2N7002

MUTE RA50 1KR/4 2 6 CEN_OUTA CEN_OUTA [34] MUTE RA53 1KR/4 2 6 SROUT_LA SROUT_LA [34]


1 1
A
RA51 1KR/4 5 3 BASSA BASSA [34] RA54 1KR/4 5 3 SROUT_RA SROUT_RA [34] A
4 4

NN-HBN2515S6R NN-HBN2515S6R

MICRO-START INT'L CO.,LTD.


Title
Audio ALC1220-2
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 35 of 78
5 4 3 2 1
8 7 6 5 4 3 2 1

USB Power
00 ATX_5VSB

0 M
5V_RUSB

RD 179 SI 
1A

S
D F1 D
5VSBDRV2 G Q103 1 2 USB_PS2_1
P-P06P03LCGA
F-SPR-P260T-HF

D
C458
C0.018u16X4 F2
1.8A
5V_RUSB 1 2 USB30_VCC1
F-SPR-P260T-HF

(C 67

5
5VDRV2 4 F3
1.8A+0.9A
3 1 2 USB30_LAN
2
1 F-SMD1206P350SLR-HF

)2   CON
ATX_5VSB Q105
N-PK616BA_PDFN8-HF
VCC5 R594 510R/4 5VUSB_5V 5VUSB_5VSB R595 10R/4

Rear
R593 10KR/4 C526 C0.1u16X4 VCC5
[22,50,67] ATX_PWR_OK

0
1
2 ------------------------------------------------
U54

石 17 jon FID
5 7 5VSBDRV2
5VCC
5VSB
[6,22,40,49,50,51,56] SLP_S3# S3# 5VSB_DRV
[6,22,40,50,71] SLP_S5# 6 S5# ATX_5VSB

Front
GND

[22,40] USB_MODE 4 8 5VDRV2


C MODE 5VCC_DRV 5VDRV2 [37] 5V_FUSB C
uP7501 5VDRV2, 5VSBDRV2 width 12mil,
3

R596 R553 C491


TO:NCT6793 GP25 10KR1%/4 1KR/6 C1u16X6 Do NOT route near the edge of a
1A

S
阿 04 ep EN
board. F5
H:SUPPORT S0/S3/S5 5VSBDRV2 G Q137 1 2 USB20_VCC1
L:SUPPORT S0/S3 +12V P-P06P03LCGA
F-SPR-P260T-HF

D
C755
C0.018u16X4 F6
1A
5V_FUSB 1 2 USB20_VCC2

鋒 06 ei TI
F-SPR-P260T-HF

5
5VDRV2 4 F7
1.8A
3 1 2 USB30_VCC2
2
1 F-SPR-P260T-HF

01 (裴 AL
Q134
N-PK616BA_PDFN8-HF

VCC5

(0 B

00 RM 亮樂
68 A工 )
76 程  
A

0) 課 Title
MICRO-START INT'L CO.,LTD.
A

USB Power
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 36 of 78
8 7 6 5 4 3 2 1
5 4 3 2 1

PS2_VCC VCC5

PS2+USB

00
L1

PS2 Connect [15] PM_USB3+ PM_USB3+ 1 4 PM_USB3+

[15] PM_USB3- PM_USB3- 2 3 PM_USB3-


R92
X_4P2R-0R0402 10KR/4

2
4
6
8
C1 R2
RN2 C0.1u16X4 X_1KR/4 Q16

0 M
8P4R-4.7K NN-2N7002D
G2 D2

1
3
5
7
L2 PM_OC7# [15,40,43]

RD 179 SI 
[15] PM_USB4+ PM_USB4+ 1 4 PM_USB4+ D1
PS2_USB1A
D S2 D
[22] KBDAT R49 33R/4 KBD 10 12 [15] PM_USB4- PM_USB4- 2 3 PM_USB4- USB_PS2_1 R93 10KR/4 G1
R39 33R/4 MSD 10 VCC
[22] MSDAT 11 11
[22] KBCLK R54 33R/4 KBC 13 X_4P2R-0R0402

S1
R27 33R/4 MSC 13
[22] MSCLK 14 14 GND 9
MS
MINIDIN_USBX2-RH-1

D9

(C 67

5
C36 C180P50N
C30 C180P50N PM_USB3+ 6 4 PM_USB4+
C26 C180P50N
C22 C180P50N PM_USB3- 1 3 PM_USB4-
USB_PS2_1

)2   CON
Main:D0G-05A0529-A68
ESD-AOZ8906C

2
AVL:D0G-45B0510-I14 Main:D0G-05A0529-A68

EC2 +

C65

C58
VCC5 ATX_5VSB
AVL:D0G-45B0510-I14

1
C1u6.3X4 C16 C17 C1u6.3X4
D6
5

[40] 5VDRV2_EN

2 470u6.3SO

C1u6.3X4

C0.1u16X4
MSC 6 4 KBC USB_PS2_1

1
2
U1

0
MSD 1 3 KBD R3 200KR1%/4 5VDRV2_EN 5

5VCC
5VSB
[36] 5VDRV2 S3#

石 17 jon FID
6 OC# VOUT1 7 PS2_VCC PS2_USB1B
ESD-AOZ8906C
2

R1 4 1
56KR1%0402 C3 C2 C6 PM_USB3- VCC GND
8 3

GND
VOUT2 X_C0.1u16Y C0.1u16X4 PM_USB3+ USB2-
[22] PS2_MODE 4 EN C22u6.3X6 2 USB2+ 15 15
16 16
C UP7550PMA8_SOT23-8 8 C

3
R14 PM_USB4- VCC
7 USB1- GND 5
10KR1%/4 PM_USB4+ 6 17
USB1+ 17
18 18

阿 04 ep EN
MINIDIN_USBX2-RH-1

鋒 06 ei TI
01 (裴 AL
B

(0 B

00 RM 亮樂
68 A工 )
76 程  
A

0) 課 Title
MICRO-START INT'L CO.,LTD.
A

USB Rear Side-PS2


Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 37 of 78
5 4 3 2 1
5 4 3 2 1

00 USB30_VCC1

0 M
C181 C0.22u6.3X4 APU_SSTX0+

19
[7] APU_USB_SSTX0+

RD 179 SI 
[7] APU_USB_SSTX0- C183 C0.22u6.3X4 APU_SSTX0- U21 USB2A
D APU_SSTX0- 1 NC 10 APU_SSTX0- D

GND-2
[7] APU_USB_SSRX0+ APU_USB_SSRX0+ APU_SSTX0+ 2 NC 9 APU_SSTX0+ APU_SSTX0+ 9
APU_USB_SSRX0- SSTX1+
[7] APU_USB_SSRX0- 1 VBUS-1
APU_SSTX1- 4 APU_SSTX1- APU_SSTX0-
NC 7 8 SSTX1-
APU_SSTX1+ 5 NC 6 APU_SSTX1+ APU_USB0- 2 D1-
4 GND-1
AOZ8829DI-03 APU_USB0+ 3

8
APU_USB_SSRX0+ D1+
6 SSRX1+
7

GND-3
GND_D-1

(C 67
[7] APU_USB_SSTX1+ C1024 C0.22u6.3X4 APU_SSTX1+ APU_USB_SSRX0- 5
C1023 C0.22u6.3X4 APU_SSTX1- SSRX1-
[7] APU_USB_SSTX1-

[7] APU_USB_SSRX1+ APU_USB_SSRX1+ USBAX2M_RED-RH-3

20
[7] APU_USB_SSRX1- APU_USB_SSRX1-

)2   CON
U22
APU_USB_SSRX0+ 1 NC 10 APU_USB_SSRX0+
APU_USB_SSRX0- 2 NC 9 APU_USB_SSRX0-

APU_USB_SSRX1+ 4 APU_USB_SSRX1+
NC 7
APU_USB_SSRX1- 5 NC 6 APU_USB_SSRX1-

AOZ8829DI-03

8
0
L8 USB30_VCC1

石 17 jon FID
[7] APU_USB0- APU_USB0- 1 4 APU_USB0-

21
[7] APU_USB0+ APU_USB0+ 2 3 APU_USB0+ USB2B

GND-5
X_4P2R-0R0402 APU_SSTX1+ 18 SSTX2+
10 VBUS-2
C APU_SSTX1- 17 C
APU_USB1- SSTX2-
11 D2-
13 GND-4
APU_USB1+ 12 D2+

阿 04 ep EN
L7 APU_USB_SSRX1+ 15
APU_USB1+ APU_USB1+ D15 SSRX2+
[7] APU_USB1+ 1 4 16

GND-6
GND_D-2

5
APU_USB_SSRX1- 14
APU_USB1- APU_USB1- APU_USB1+ APU_USB0+ SSRX2-
[7] APU_USB1- 2 3 6 4

X_4P2R-0R0402 APU_USB1- 1 3 APU_USB0- USBAX2M_RED-RH-3

22
ESD-AOZ8906C

鋒 06 ei TI

2
01 (裴 AL VCC5
3VSB
USB_XOR0 R946 X_0R0402

3VSB
APU_OC0#

(0
R163 R485
10KR/4 200KR/4 U25
B B

00 RM 亮樂
Q32
5
NN-2N7002D VCC
G2 D2 USB_XOR0 2 B
D1 Y 4 APU_OC0# [6]
S2
USB30_VCC1 R175 10KR/4 G1 1
[6,39,57,58,66] TYPE1_CPU_SEL A
GND
S1

68 A工 )
SN74LVC1G86DCKR_SC70-5-RH
3

USB30_VCC1

EC12 +

C168

C169
76

1
程  

2 470u6.3SO

C1u6.3X4

C0.1u16X4
A

0) 課 Title
MICRO-START INT'L CO.,LTD.
A

USB Rear Side-TYPEA


Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 38 of 78
5 4 3 2 1
5 4 3 2 1

USB 3.0-LAN+USB

00
0 M
RD 179 SI 
D U29 D
[7] APU_USB_SSTX2+ C290 C0.22u6.3X4 APU_SSTX2+ APU_SSTX2- 1 NC 10 APU_SSTX2-
[7] APU_USB_SSTX2- C293 C0.22u6.3X4 APU_SSTX2- APU_SSTX2+ 2 NC 9 APU_SSTX2+

APU_SSTX3- 4 APU_SSTX3-
[7] APU_USB_SSRX2+ NC 7
[7] APU_USB_SSRX2- APU_SSTX3+ 5 NC 6 APU_SSTX3+

AOZ8829DI-03

8
(C 67
[7] APU_USB_SSTX3+ C753 C0.22u6.3X4 APU_SSTX3+

LAN+USB
[7] APU_USB_SSTX3- C754 C0.22u6.3X4 APU_SSTX3-

[7] APU_USB_SSRX3+

)2   CON
[7] APU_USB_SSRX3-
U31
APU_USB_SSRX2+ 1 NC 10 APU_USB_SSRX2+
APU_USB_SSRX2- 2 NC 9 APU_USB_SSRX2- LAN_USB1A
APU_USB3+ 12 10 USB30_LAN
APU_USB_SSRX3+ APU_USB_SSRX3+ APU_USB3- D1+ VBUS-2
4 NC 7 11 D1-
APU_USB2+ APU_USB_SSRX3- 5 NC 6 APU_USB_SSRX3- 16
APU_USB2- APU_SSTX3+ GND_D-2
18 SSTX1+ GND-6 13
AOZ8829DI-03 APU_SSTX3- 17 33

8
SSTX1- GND-7
UP GND-8 34

石 17 jon FID
APU_USB_SSRX3+ 15 35
SSRX1+ GND-9
2
1

U374 3VSB APU_USB_SSRX3- 14 36


L11 SSRX1- GND-10
D1P
D1M

APU_USB2- 1 4 APU_USB2- APU_USB2+ 3 1 USB30_LAN


C287 C0.1u16X4 APU_USB2- D0+ VBUS-1
3 TEST VCC 12 2 D0-
3VSB R127 1K1% 4 11 C972 C0.1u16X4 APU_USB2+ 2 3 APU_USB2+ 7
C C288 C0.1u16X4 CD VREG APU_SSTX2+ GND_D-1 C
5 RSTN GND 10 9 SSTX0+ GND-1 4
R131 3.92K1% 6 9 X_4P2R-0R0402 U32 APU_SSTX2- 8 37
EQ ENA_HS SSTX0- GND-2
APU_USB3+ 1 NC 10 APU_USB3+ DOWN GND-3 38
D2M
D2P

APU_USB3- 2 NC 9 APU_USB3- APU_USB_SSRX2+ 6 39


SSRX0+ GND-4

阿 04 ep EN
APU_USB_SSRX2- 5 40
TUSB211IRWBR_X2QFN12-RH APU_USB2+ APU_USB2+ SSRX0- GND-5
4 NC 7
7
8

APU_USB2- 5 NC 6 APU_USB2- RJ45_USBX2_LEDX2-1000-RH-10

APU_USB2+ AOZ8829DI-03
[7] APU_USB2+

8
APU_USB2-
[7] APU_USB2-

鋒 06 ei TI
APU_USB3+
APU_USB3-

USB30_LAN
2
1

U375 3VSB
L12
D1P
D1M

01 (裴 AL
APU_USB3- 1 4 APU_USB3-

EC30 +

C280

C88
3 12 C973 C0.1u16X4
R136 1K1% TEST VCC C1018 C0.1u16X4 APU_USB3+ APU_USB3+
3VSB 4 CD VREG 11 2 3

1
C1017 C0.1u16X4 5 10
R139 3.92K1% RSTN GND X_4P2R-0R0402
6 EQ ENA_HS 9
D2M

2
D2P

470u6.3SO

C0.1u16X4

C1u6.3X4
(0
TUSB211IRWBR_X2QFN12-RH
7
8

APU_USB3+
B [7] APU_USB3+ B
APU_USB3- USB_XOR1 R953 X_0R0402 APU_OC1#

00 RM 亮樂
[7] APU_USB3-

3VSB
VCC5
3VSB

R394 R507
10KR/4 200KR/4 U26

68 A工 )
Q75 5
NN-2N7002D VCC
G2 D2 USB_XOR1 2 B
D1 Y 4 APU_OC1# [6]
S2
USB30_LAN R376 10KR/4 G1 1
[6,38,57,58,66] TYPE1_CPU_SEL

76
A
GND

 
S1

SN74LVC1G86DCKR_SC70-5-RH
3


VR_COVER1
X1

0)
VR
Cover
X2


A A
E21-7A63020-RH

MICRO-START INT'L CO.,LTD.


Title
USB Rear Side-LANUSB
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 39 of 78
5 4 3 2 1
5 4 3 2 1

USB Flash BIOS


REAR Flash BIOS USB PORT 9

Host USB connector

00 5VDUAL
from SIO6779 GP14
default=> GPI C35
VCC5
C10u6.3X6 C51
ATX_5VSB
C10u6.3X6

0 M
POWER Well=> VSB
VCC3 CPU_1P8

5
RD 179 SI 
C447 C451 U4
D D

5VCC

5VSB
C10u6.3X6

C0.1u16X4
5VDRV2_EN 1 6 0.5A
[37] 5VDRV2_EN S3# VOUT3
C455 C445 3VSB R69 100KR/4 FS_VSB_EN 2 7 RUSB_FS_VSB1
OSC1 EN UP7537 VOUT2
C0.01u25X4 C0.1u16X4
1 4 8

GND

GND
CONT VDD VOUT1 RUSB_FS_VSB1
C61
R499 0R0402 OSC_24M C0.1u16X4

28
2 GND OUTPUT 3

9
U46 UP7537BSU8_PSOP8-RH

9
(C 67
OSC-24MHZ50_S-HF

VDD5V

SPIVDD

CAP
C441
15p50N [15] PM_USB9+ PM_USB9+ 2 27 USB_FS_RBIOS_DP
PM_USB9- TDP DP USB_FS_RBIOS_DN
[15] PM_USB9- 3 TDM DM 26

)2   CON
OSC_24M 14 24M_CLK PWROK_CTL# R521 0R0402
POK_CTRL# 7 ALL_PWR_MUX [7,68]
VCC3 [6,10,24,28,48,54,59,71,72] SDATA0 R476 X_0R/4 USB_FS_SDA 18 R77 0R0402 FS_VSB_EN RUSB_FS_VSB1
SDA [22] USB_FLASH_EN
[6,10,24,28,48,54,59,71,72] SCLK0 R477 X_0R/4 USB_FS_SCL 17 8
SCL PSOUT# PWRBTIN [22,67] R76 X_0R/4
[22,36] USB_MODE
20 ACT_LED
ACT_LED

1
R467

+
[6,22,36,50,71] SLP_S5# 15 S4#
4.7KR/4 EC7
[6,22,36,49,50,51,56] SLP_S3# 16 22 504_PS_ON# R486 0R0402 100u16SO

2
S3# PS_ON# SIO_PSON# [22,67]

0
VCC_DET FLASH_ACTIVE# 19 START_UP

石 17 jon FID
SPI_CS# 10 SPI_CS# [7]
C433 VCC_DET 21 11 504_SPI_CLK R520 10R/4
C0.1u16X4 VCC_DET SPI_CLK 504_SPI_MOSI R513 0R0402 SPI_CLK [7]
SPI_MOSI 12 SPI_DATAOUT [7]
4 13 504_SPI_MISO R503 0R0402
NC-1 SPI_MISO SPI_DATAIN [7]
5

GND-1
GND-2
GND-3
R498 1KR/4 CLK_STRAP NC-2
24 ADD 33R,504_PSON# Netname
C NC-6 RUSB_FS_VSB1 VCC5 C
25 NC-7 2014.12.16
Pin 24 F75504

6
23
29
Floating PIN14=24Mhz input

阿 04 ep EN
3VSB RH1 RH2
Pull-down Pin14=48Mhz input 10KR/4 10KR/4
R487 2.2K/4 USB_FS_SCL QH1
R684 2.2K/4 USB_FS_SDA G2 D2 PM_OC7# [15,37,43]
D1
Q162 S2
USB_FS_SCL

鋒 06 ei TI
VCC3 G2 D2 G1
PM_USB9+ R911 X_0R0402 USB_FS_RBIOS_DP
USB_FS_SDA D1 NN-2N7002D

S1
S2 SCLK0 PM_USB9- R910 X_0R0402 USB_FS_RBIOS_DN
VCC3 G1

NN-2N7002D
S1

SDATA0

01 (裴 AL
OC# signal connect to
SB OC pin.

USB Connector power come from UP7537

(0
LED9 provide(USB Hotkey Connector same)
5VDUAL 1KR/4 R128 A C ACT_LED
B B

00 RM 亮樂
LED_WHITE,20mA

LED2

5VDUAL 1KR/4 R23 A C ACT_LED


L3
USB_FS_RBIOS_DP 1 4 USB_FS_RBIOS_DP
LED_WHITE,20mA
USB_FS_RBIOS_DN 2 3 USB_FS_RBIOS_DN
RUSB_FS_VSB1

68 A工 )
5VDUAL X_4P2R-0R0402

5
USB1
1 USBAM-RH-2
R24
47KR/4 USB_FS_RBIOS_DN 2

76
FLASHB1 USB_FS_RBIOS_DP RUSB_FS_VSB1 RUSB_FS_VSB1
3

 
1 1 3 3 FLASH_ACTIVE#
D11 4


2 2 4 4 1 NC 10
2 NC 9 C75 C265
C0.1u16X4 C1u6.3X4

6
SW-TACTB1-4PS_BLACK USB_FS_RBIOS_DP 4 USB_FS_RBIOS_DP
NC 7

0)
USB_FS_RBIOS_DN 5 NC 6 USB_FS_RBIOS_DN

Reserved for when F75501 Hotkey device fail use AOZ8808DI-05


A * All close to Front IO side A

ESD close to connector.


(use usb3.0 ESD for eye diagram)

MICRO-START INT'L CO.,LTD.


Title
USB Flash BIOS
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 40 of 78
5 4 3 2 1
5 4 3 2 1

Power Consumption
Minimun gap should be greater of
>15mil with other signal. 3.3V 1.2V(1.05V) 3.3VSUS 1.05VSUS(1.2VSUS) 2.5V Total Power

00
UU1A B02-011430C-AD0 USB HS (90Ohm-Diff) Chip to Connector ¯1.5 inch. ASM1142 245mA 634mA 1mA 1mA 1573.8(mW)
ASM1142
TP42 ASM2142_GPP_CLKP
ASM2142_GPP_CLKN
48 PECLKP U2DP_A 23 SSD0+
SSD0- SSD0+ [42] ASM2142 TDP TDP TDP TDP 300mA(TDP) TDP
TP43 49 PECLKN U2DM_A 22 SSD0- [42]
42 SSTX0P
CU41 C0.22u6.3X4 SATAE_RXP0_C U3TXP_A SSTX0N SSTX0P [42] UU1B B02-011430C-AD0

M
56 43 Layout Guide:

0
[14] SATAE_RXP0 PTX0P U3TXN_A SSTX0N [42]
[14] SATAE_RXN0 CU30 C0.22u6.3X4 SATAE_RXN0_C 57 45 SSRX0P ASM1142
PTX0N U3RXP_A SSRX0N SSRX0P [42]
U3RXN_A 46 SSRX0N [42] 1.) USB3.1 to Connector Total Length < 1.5" 13 VCC_IN VCC-1 4 VCC3
[14] SATAE_TXP0 CU27 C0.22u6.3X4 SATAE_TXP0_C 53 USB SS (80Ohm-Diff) 2.) VIA hole <2 32
PRX0P VCC-2

RD 179 SI 
[14] SATAE_TXN0 CU43 C0.22u6.3X4 SATAE_TXN0_C 54 USB HS (90Ohm-Diff)
PRX0N
D 14 EXTL VCCP-1 55 USB3_3VCC_2P5 D
PCIE Rule (Follow PM PDG) 19 SSD1+ 62
CU42 C0.22u6.3X4 SATAE_RXP1_C U2DP_B SSD1- SSD1+ [42] VCCP-2
[14] SATAE_RXP1 60 PTX1P U2DM_B 18 SSD1- [42]
ASM1142 RU29 stuff RU28 unstuff TPU12 16 VCCSUS_IN
[14] SATAE_RXN1 CU44 C0.22u6.3X4 SATAE_RXN1_C 61 ASM2142 RU29 unstuff RU28 stuff
PTX1N SSTX1P
U3TXP_B 39 SSTX1P [42] TPU13 17 VCCSUS_O VCCU-1 38
[14] SATAE_TXP1 CU39 C0.22u6.3X4 SATAE_TXP1_C 63 40 SSTX1N USB3_3VCC_2P5 RU28 0R 44
CU40 C0.22u6.3X4 SATAE_TXN1_C PRX1P U3TXN_B SSRX1P SSTX1N [42] RU29 X_0R VCCLU VCCU-2
[14] SATAE_TXN1 64 PRX1N U3RXP_B 36 SSRX1P [42] 3VSB 20 VCCSUS-1
37 SSRX1N 3VSB 24 1 USB3_1P24
C1005 X_10p50N U3RXN_B SSRX1N [42] VCCSUS-2 VDD-1
USB SS (80Ohm-Diff) VDD-2 12

(C 67
ASM1142_RST# 30 USB3_1P24_VSB 21 33
ASM1142_WAKE# PE_RST# VDDSUS-1 VDD-3
25 PE_WAKE# 34 VDDSUS-2
TP38 3 26 PPONA 52
PE_CLKREQ# PRON_A TPU4 VDDP-1
27 PPONB 58
PRON_B
PPON_X Internal Pull-up TPU8
to VCC3 X0/XI (95hm-Diff,Spacing 30mil ) 65
VDDP-2
GND

)2   CON
ASM_SMI1 2 UREXT,PEUREXT(W/S) : 10/7 35
SMI# OCIA VDDU-1
OCI_A# 28 TPU10 OCIA,OCIB,PPONA,PPONB(W/S) : 5/8 TPU9 15 PGND VDDU-2 41
29 OCIB 47
OCI_B# TPU11 VDDU-3
VCC3 RU17 80.6K1% PONRST# 9 OCI_X Internal Pull-up to SUS
PORST# ASM2142-RH
USB_SPISCK 5 51 XI XO
CU5 USB_SPICSB SPI_CLK XI XO
SMI connect to GPI which 7 SPI_CS# XO 50

1
4
C1u6.3X4 USB_SPISI 8 For SRIS mode RU14 X_0R
support smi function. USB_SPISO SPI_DI ASMUART_RX RU22 4.7K CU25 YU1
VCC3
RU16 0R
USB3_3VCC_2P5
6 SPI_DO UART_RX 10 YU1 USB3_2P5
SB side pull high 10K ohm to 3VSB. 11 ASMUART_TX RU23 4.7K 12p50N D04-0901200-F07

0
(Intel 8X & 9X series use GPIO10) UART_TX 20MHZ18p_S D04-0901100-T16

石 17 jon FID
(Intel SKL use GPP_C23) RX/TX Internal Pull-up

2
3
XI ASM1142 RU14 stuff RU16 unstuff
RU20 4.7K 31 59 ASM1142_REXT RU21 12.1K1% ASM2142 RU14 unstuff RU16 stuff
TEST_EN REXT

ASM2142-RH
C C
VCC3 USB3_1P24
ASM1142_WAKE# Close to UU1.58
[6,16,19,24,26] APU_WAKE#
1

D2

CU50 C10u6.3X6
S2

阿 04 ep EN
QU7 RU47 4.7K USB3_1P24 USB3_1P24_VSB
DU5 NN-2N7002D Close to UU1.35/47/52 Close to UU1.21/34
ESD-SFI0402 USB3_1P24 CU16 C2.2u6.3X4 CU21 C0.1u16X4
S1 ASM_SMI1 USB_SPISCK RU48 X_4.7K Close to UU1.41 CU19 C2.2u6.3X4 CU23 C0.1u16X4
2

CU48 C10u6.3X6 CU26 C2.2u6.3X4


G2

D1

G1

鋒 06 ei TI
3VSB RU46 4.7K 2016.07.21 Add Disable ASM1142 Function VCC3
USB3_3VCC_2P5
Close to UU1.4/32
RU31 0R RU51 4.7K CU13 C0.1u16X4 Close to UU1.38/44/55/62 USB3_1P24
[6,7] AGPIO3 VCC3 VCC3 Close to UU1.1/12/33
CU35 C0.1u16X4 CU11 C2.2u6.3X4
CU12 C2.2u6.3X4 CU17 C0.1u16X4
C0.1u16X4 C624 U92 CU14 C2.2u6.3X4 CU18 C0.1u16X4

01 (裴 AL
NC7SZ08M5X_SOT23-5 CU15 C2.2u6.3X4 CU20 C0.1u16X4

5
1
VCC 3VSB
[23] PLTRST_BU2#_ASM1142 A

Y 4 ASM_RST_BUFF R143 22R/4 ASM1142_RST#


[16] ASM_BIOS_OFF# 2 B Close to UU1.20/24
atx5vsb change to vcc5 ASM_SMI has internal Pull-up to VCC GND CU22 C0.1u16X4
ASM_WAKE has internal Pull-up to VCCSUS 3 VCCLU CU24 C0.1u16X4

(0 B

00 RM 亮樂
ASM1142 1.24 VCC Power 2016.07.26 Update 1.2V to 1.24V
USB3_1P24 2016.07.26 Update 1.2V to 1.24V
VCC5
SN:L01-0107108-C08
CU33 UU6
C22u6.3X6 USB3_1P2_PH LU3 1.0u5.5A-35_1210
ASM1142 1.24 VSB Power
VCC3 RU5 47K
2
8
VIN
EN
SW
OUT
3
5 EEPROM
PGND
AGND

3VSB

68 A工 )
1 7 USB3_1P24_VSB
PG FB
RU6 CU28 CU31 CU32 CU29 UU2 GS7116S5-ADJ-R VCC3 VCC3
MP2143DJ_TSOT23-8-RH 196KR1%4 C0.1u16X4 1
X_C0.1u16X4 C22u6.3X6 C22u6.3X6 VOUT 5
4
6

USB3_1P2_FB VDD
UU3

GND

ADJ
CU2 3 CU3 RU27 10K USB_HOLD 7
RU7 C1u6.3X4 EN CU4 C1u6.3X4 RU30 10K USB_WP HOLD
3

76
261KR1%4 X_C0.1u16X4 RU34 USB_SPICSB WP CU49
1 8

4
CS VCC

 
10K1% C0.1u16X4
ASM1142 RU1/RU2 100K/931R__1.2446V USB_SPISO 5 SI


ASM2142 RU1/RU2 196K/261K__1.05V ASM_1P2V_FB RU24 X_4.7K USB_SPISI 2
USB_SPISCK SO
6 SCK GND 4
RU33
VCC3 USB3_2P5 31.6KR1% MX25L1006EMI-10G

0)
RU38 X_4.7K USB_SPISO
UU7 GS7116S_SOT23-5-RH
1 VDD VOUT 5
ASM1142 RU33 18.2K__1.24V


CU37 ASM2142 RU33 31.6K__1.05V
GND

ADJ

A 3 EN
ASM1142 UU3 M31-2551222-M24(512K bit) A
C1u6.3X4 ASM2142 UU3 M31-25L1022-M24(1M bit)
RU39
2

CU34 20K1% CU38 ASM1142 unstuff


C0.1u16X4 C1u6.3X4 ASM2142 stuff
ASM_2P5V_FB
MICRO-START INT'L CO.,LTD.
RU35 Title
9.31KR1%4 USB3.1 ASM1142-1
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 41 of 78
5 4 3 2 1
5 4 3 2 1

Current Mode TYPE-A

00
VBUS OC# USB4

ATX_5VSB 5V_RUSB SSTX1N C138 C0.22u6.3X4 SSTX1- 21


[41] SSTX1N USB30_LAN VBUS
SSTX1P C144 C0.22u6.3X4 SSTX1+
[41] SSTX1P
SSTX1+ 29
SSTX1- StdA_SSTX+
28 StdA_SSTX-

M
X1

0
R166 R165 L38 Shield1
24 GND Shield2 X2
47K/4 47K/4 SSD1- 1 4 SSD1-
ATX_5VSB 3VSB [41] SSD1-
SSD1- 22 X3
D- Shield3

RD 179 SI 
QU9 SSD1+ 2 3 SSD1+ SSD1+ 23 X4
[41] SSD1+ D+ Shield4
D G2 D2 OC1#_REN D
R119 X_4P2R-0R0402 27
47K/4 R121 GND_DRAIN
D1
10K/4 S2 SSRX1N 25
Q9 PWR_EN R162 10K/4 C151 C225 SSRX1P StdA_SSRX-
G1 26 StdA_SSRX+
G2 D2 I_SEL0 D54
NN-2N7002D X_C1u6.3X4 C1u6.3X4 AOZ8829DI-03

S1
D1 C1006 SSTX1+ 1 NC 10 SSTX1+
S2 SSTX1- 2 NC 9 SSTX1-

(C 67
VCC5 G1 C1u6.3X4 USBAM_RED-RH-6
Add C151 for OC# Sequence SSRX1P 4 SSRX1P
[41] SSRX1P NC 7
NN-2N7002D SSRX1N 5 NC 6 SSRX1N
[41] SSRX1N
S1

USB30_LAN

8
)2   CON
C141 C136

I_SEL0 : I_SEL1 D55 C0.1u16X4 C1u6.3X4


5V_RUSBC 3VSB AOZ8829DI-03 VCC5
X   0     Default for 900mA Q18 SSD1- SSD1-
1 NC 10
0   1     1.5A @5V OC1#_REN G2 D2 PM_OC1# [15]
SSD1+ 2 NC 9 SSD1+
R195
1   1     3A @5V

0
10K/4 OC#1_R D1 No need pull H 3vsb at PCH Side SSD0- 4 SSD0- R760 close to Type C Connector
NC 7

石 17 jon FID
R184 S2 OC#1_R SSD0+ 5 NC 6 SSD0+ 10KR/4
10K/4 G1 Q98

8
NN-2N7002D NN-2N7002D
1.5A under S3 mode

S1
G2 D2

C
3A under S0 mode PM_OC6# [15]
C B Q19 D1 C
2N3904 S2
USB30_LAN R908 10KR/4 G1

E
阿 04 ep EN

S1
TYPE-C

鋒 06 ei TI
USB Type-C MUX with Configuration Channel (CC) OC#4
5V_RUSBC
3VSB
USB3
R123 2.2K/4 MODE_SEL SSTX0+_2 A2 A4

01 (裴 AL
R135 2.2K/4 ROLE_SEL U8 SSTX0-_2 SSTXP1 VBUS-1
A3 SSTXN1 VBUS-2 A9
R142 2.2K/4 VCONN_EN C23 C0.1u16X4 B4
C309 C0.1u16X4 R114 12.1K1%4 SSRX0P_2 VBUS-3
5 VCC-1 REXT 9 B11 SSRXP1 VBUS-4 B9
3VSB 29 L39 SSRX0N_2 B10
R174 X_2.2K/4 MODE_SEL VCC-2 SSD0+ SSD0+ SSRXN1
[41] SSD0+ 1 4
R350 X_2.2K/4 ROLE_SEL PWR_EN 31 13 RCC1 SSD0+ A6 A1
R362 X_2.2K/4 VCONN_EN PWR_EN CC1 R25 0R SSD0- SSD0- SSD0- DP1 GND-1
DFP_CC1 14 [41] SSD0- 2 3 T-type A7 DN1 GND-2 A12
MODE_SEL 32 B1

(0
MODE_SEL GND-3

ESD-TVL040201AB1-HF
11 RCC2 X_4P2R-0R0402 RCC2 A5 B12
ROLE_SEL CC2 R112 0R CC1 GND-4
15 ROLE_SEL DFP_CC2 10 A8 SBU1

1
30 VCONN_EN D59
B VCONN_EN SSTX0+_1 B
26 B2 MEC1

00 RM 亮樂
TP15 HC_RDY# SSTXP2 MEC1
MODE_SEL TP29 27 12 ATX_5VSB SSTX0-_1 B3 MEC2
MC_RDY# VCONN C167 C1u6.3X4 SSTXN2 MEC2
TP28 28

2
CC_RDY C191 C10u6.3X6 SSRX0P_1
CCL MODE   (default) 2016/05/18 A11 X1
1 SSRX0N_1 A10
SSRXP2 X1
X2
I_SEL0 SSRX0N_1_R R117 0R/4 SSRX0N_1 SSRXN2 X2
0 Mux MODE 1 I_SEL0/MUX_EN# DA_a1 24 X3 X3
3VSB R171 10K/4 I_SEL1 8 23 SSRX0P_1_R R158 0R/4 SSRX0P_1 SSD0+ B6 X4
I_SEL1/MUXSEL DA_b1 SSTX0-_1C C157 C0.22u6.3X4 SSTX0-_1 SSD0- DP2 X4
DB_a1 22 T-type B7 DN2 X5 X5
ROLE_SEL SSRX0N 2 21 SSTX0+_1C C153 C0.22u6.3X4 SSTX0+_1 X6
[41] SSRX0N DA_a DB_b1 X6
SSRX0P 3 RCC1 B5 X7
[41] SSRX0P DA_b CC2 X7
GND(PAD)

68 A工 )

ESD-TVL040201AB1-HF
DFP role   (default) 20 SSRX0N_2_R R122 0R/4 SSRX0N_2 B8 X8
1 DA_a2 SBU2 X8
GNDA-1
GNDA-2
GNDA-3

SSTX0N 6 19 SSRX0P_2_R R160 0R/4 SSRX0P_2


[41] SSTX0N DB_a DA_b2

1
UFP role SSTX0P SSTX0-_2C C305 C0.22u6.3X4 SSTX0-_2 USBCSM_BLACK-HF-1
0 [41] SSTX0P 7 DB_b DB_a2 18
17 SSTX0+_2C C300 C0.22u6.3X4 SSTX0+_2 ESD Protection D58
DB_b2
NEAR CONNECTOR
VCONN_EN ASM1543_QFN32-HF
4
16
25

33

2
enable D56
1

76
AOZ8829DI-03

 
disable SSTX0+_1 1 NC 10 SSTX0+_1
0 SSTX0-_1 SSTX0-_1
2 NC 9


SSRX0P_1 4 SSRX0P_1
5V_RUSB NC 7
SSRX0N_1 5 NC 6 SSRX0N_1 close to Type C Connector
ATX_5VSB
5V_RUSBC 5V_RUSBC

0) 3

8
3VSB
5V_RUSB
R178 R118


3 A
47K/4 10K/4 D57 C242 C297
A
R177 U13 AOZ8829DI-03 A
10K/4 QU10 C94 C10u6.3X6 SSTX0+_2 SSTX0+_2 C1u6.3X4 C0.1u16X4
G2 D2 RVBUS_EN
5 VIN FLG 3 min 80mil. SSTX0-_2
1
2
NC 10
SSTX0-_2
NC 9
OUT 1 5V_RUSBC
D1 SSRX0P_2 4 SSRX0P_2
NC 7
C124

S2 RVBUS_EN 4 2 SSRX0N_2 5 NC 6 SSRX0N_2


EN GND
1

PWR_EN
+

G1
R173 0R/4 RT9742AGJ5F_TSOT23-5-HF EC43
MICRO-START INT'L CO.,LTD.
3

NN-2N7002D C37 470u6.3SO


S1

2
X_C10u6.3X6

Title
X_C0.1u16X4 USB3.0 USB3.1 ASM1142-2
D0G-06A050C-A68 Main
D0G-05A0300-I14 AVL Size Document Number Rev
Custom MS-7A31..G 1.0
D0G-45B031C-O05 AVL
Date: Tuesday, December 13, 2016 Sheet 42 of 78
5 4 3 2 1
5 4 3 2 1

00
0 M
RD 179 SI 
D D

(C 67
)2   CON
VCC5

USB20_VCC1

L33 R864
PM_USB2+ 1 4 PM_USB2+ USB20_VCC1 10KR/4
[15] PM_USB2+

EC42 +

C757

C91
PM_USB2- PM_USB2- D48 Q138
[15] PM_USB2- 2 3

1
JUSB1 NN-2N7002D

石 17 jon FID
X_4P2R-0R0402 PM_USB1+ 6 4 PM_USB2+ G2 D2
VCC VCC PM_OC7# [15,37,40]
1 2

2 470u6.3SO

C0.1u16X4

C1u6.3X4
PM_USB1- 1 3 PM_USB2- PM_USB1- 3 D0- D1- 4 PM_USB2- D1
PM_USB1+ 5 D0+ D1+ 6 PM_USB2+ S2
ESD-AOZ8906C 7 GND GND 8 R882 10KR/4 G1
USB20_VCC1

2
10
Main:D0G-05A0529-A68
C L32 C

S1
[15] PM_USB1+ PM_USB1+ 1 4 PM_USB1+
BH2X5[9]_BLACK
[15] PM_USB1- PM_USB1- 2 3 PM_USB1- AVL:D0G-45B0510-I14

阿 04 ep EN
X_4P2R-0R0402

VCC5

鋒 06 ei TI
USB20_VCC2

R863
L35 10KR/4
USB20_VCC2

EC40 +

C758

C92
[15] PM_USB12+ PM_USB12+ 1 4 PM_USB12+
Q135

01 (裴 AL

1
PM_USB12- 2 3 PM_USB12- D49 NN-2N7002D
[15] PM_USB12-

5
JUSB2 G2 D2
X_4P2R-0R0402 PM_USB13+ PM_USB12+ PM_OC7# [15,37,40]
6 4

2 470u6.3SO

C0.1u16X4

C1u6.3X4
1 VCC VCC 2 D1
PM_USB13- 1 3 PM_USB12- PM_USB12- 3 D0- D1- 4 PM_USB13- S2
PM_USB12+ 5 D0+ D1+ 6 PM_USB13+ R865 10KR/4 G1
USB20_VCC2
ESD-AOZ8906C 7 GND GND 8

2
10

(0

S1
Main:D0G-05A0529-A68
BH2X5[9]_BLACK
B
L34 AVL:D0G-45B0510-I14 B
PM_USB13+ 1 4 PMUSB13+

00 RM 亮樂
[15] PM_USB13+

[15] PM_USB13- PM_USB13- 2 3 PMUSB13-

X_4P2R-0R0402

68 A工 )
76 程  
A

0) 課 Title
MICRO-START INT'L CO.,LTD.
A

USB Front Side-USB2.0


Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 43 of 78
5 4 3 2 1
5 4 3 2 1

USB 3.1-Type-C USB Type-C MUX with Configuration Channel (CC)


3VSB

00
3VSB 3VSB
C581 C628 C643 C644 C650
C10u6.3X6 C0.1u16X4 C0.1u16X4 C0.1u16X4 C0.1u16X4 R266 2.2K/4 FMODE_SEL
R276 2.2K/4 FROLE_SEL
R277 2.2K/4 FVCONN_EN U59
C87 C0.1u16X4

M
10

16
25
0
1
UT1 C1038 C0.1u16X4 5 9 R194 12.1K1%4
R278 X_2.2K/4 FMODE_SEL VCC-1 REXT
29

VDD-1
VDD-2

VDD-3
VDD-4
3VSB VCC-2
R357 X_2.2K/4 FROLE_SEL

RD 179 SI 
R368 X_2.2K/4 FVCONN_EN FPWR_EN 31 13 FCC1
C400 C0.22u6.3X4 USB31_TX0+ PWR_EN CC1
D [15] PM_USB31_TX0+ 2 AIP AOP 24 DRUSB31_TX0+ C651 C0.22u6.3X4 DR_USB31_TX0+
DFP_CC1 14 R192 0R D
C340 C0.22u6.3X4 USB31_TX0- 3 23 DRUSB31_TX0- C654 C0.22u6.3X4 DR_USB31_TX0- FMODE_SEL 32
[15] PM_USB31_TX0- AIN AON MODE_SEL
11 FCC2
C332 C0.22u6.3X4 USB31_RX0+ CC2
[15] PM_USB31_RX0+ 9 BOP BIP 17 DRUSB31_RX0+ C20 C0.47u6.3X4 DR_USB31_RX0+ FROLE_SEL 15 ROLE_SEL DFP_CC2 10 R193 0R
C319 C0.22u6.3X4 USB31_RX0- 8 18 DRUSB31_RX0- C32 C0.47u6.3X4 DR_USB31_RX0-
[15] PM_USB31_RX0- BON BIN
30 FVCONN_EN
UT1_EN VCONN_EN
30 EN EQA 26 UT1_EQA MODE_SEL TP34 26 HC_RDY#
UT1_RXDET_EN 11 15 UT1_EQB TP36 27 12 ATX_5VSB
Internal 300K Pull-up RXDET_EN EQB Internal 100K Pull-up and 200K Pull-down MC_RDY# VCONN C227 C1u6.3X4
1 CCL MODE   (default) TP35 28 CC_RDY

(C 67
UT1_SWA 29 27 UT1_FGA C239 C10u6.3X6 2016/05/18
UT1_SWB SWA FGA
12 SWB FGB 14 UT1_FGB 0 Mux MODE
Internal 100K Pull-up and 200K Pull-down Internal 100K Pull-up and 200K Pull-down FI_SEL0 1 24 SSRX1N_1_R R254 0R/4 SSRX1N_1
R288 10K/4 FI_SEL1 I_SEL0/MUX_EN# DA_a1 SSRX1P_1_R R284 0R/4 SSRX1P_1
8 23

HGND-11
3VSB I_SEL1/MUXSEL DA_b1

GND-10
ROLE_SEL 22 SSTX1-_1C C224 C0.22u6.3X4 SSTX1-_1

GND-1
GND-2
GND-3
GND-4
GND-5
GND-6
GND-7
GND-8
GND-9
DB_a1

)2   CON
DR_USB31_TX0+ R409 1M/4 DR_USB31_RX0- 2 21 SSTX1+_1C C223 C0.22u6.3X4 SSTX1+_1
DR_USB31_TX0- R410 1M/4 DR_USB31_RX0+ DA_a DB_b1
1 DFP role   (default) 3 DA_b

GND(PAD)
DR_USB31_RX0+ R422 1M/4 20 SSRX1N_2_R R255 0R/4 SSRX1N_2
3VSB DA_a2

GNDA-1
GNDA-2
GNDA-3
PI3EQX1002BZLEX DR_USB31_RX0- R423 1M/4 UFP role DR_USB31_TX0- 6 19 SSRX1P_2_R R287 0R/4 SSRX1P_2
0
4
5
6
7
13
19
20
21
22
28
31
DR_USB31_TX0+ DB_a DA_b2 SSTX1-_2C C1037 C0.22u6.3X4 SSTX1-_2
7 DB_b DB_a2 18
17 SSTX1+_2C C304 C0.22u6.3X4 SSTX1+_2
RT7 4.7KR/4 UT1_EN DB_b2
VCONN_EN
RT10 4.7KR/4 UT1_RXDET_EN ASM1543_QFN32-HF

4
16
25

33
RT11 0R UT1_FGA RT12 X_68KR0402 enable
RT14 0R UT1_FGB RT13 X_68KR0402 HIGH LOW 1

0
RT16 X_0R UT1_EQA RT15 X_68KR0402 disable
0

石 17 jon FID
RT18 X_0R UT1_EQB RT17 X_68KR0402
RT20 X_0R UT1_SWA RT19 68KR0402 EN Normal operation Power down mode
RT22 X_0R UT1_SWB RT21 68KR0402

RXDET_EN Receive Enable Receive Disable


C C

Current Mode D64

5
阿 04 ep EN
PM_USB5+ 6 4
ATX_5VSB 3VSB PM_USB5- 1 3
5V_FUSBC
ESD-AOZ8906C JUSB3

2
R294
47K/4 R296 SSTX1+_2 P2 P1
10K/4 SSTX1-_2 TX1+ VBUS-1

鋒 06 ei TI
P3 TX1- VBUS-2 P7
Q15 P11
FI_SEL0 SSRX1P_2 VBUS-3
G2 D2 P5 RX1+
SSRX1N_2 P6
U60 RX1-
D1 GND-1 P4
S2 SSTX1+_1 1 NC 10 SSTX1+_1 SSTX1+_1 P12 P14
SSTX1-_1 SSTX1-_1 SSTX1-_1 TX2+ GND-2
VCC5 G1 2 NC 9 P13 TX2- GND-3 P17

01 (裴 AL
NN-2N7002D SSRX1P_1 4 SSRX1P_1 SSRX1P_1
NC 7 P15

S1
SSRX1N_1 SSRX1N_1 SSRX1N_1 RX2+
5 NC 6 P16 RX2-
X1 X1
ESD-ESD3V3U4ULC PM_USB5+ P19 X2

8
I_SEL0 : I_SEL1 ESD only for USB3.1 GEN2 PM_USB5- D+ X2
P18 D- X3 X3
X   0     Default for 900mA X4 X4
P9 SBU1 X5 X5
0   1     1.5A @5V P10 X6

(0
SBU2 X6
MEC1
1   1     3A @5V U57 FCC1 P8
MEC1
MEC2
SSTX1+_2 SSTX1+_2 FCC2 CC1 MEC2
1.5A under S3 mode 1 NC 10 P20 VCONN
SSTX1-_2 2 NC 9 SSTX1-_2
3A under S0 mode

1
B B

00 RM 亮樂

ESD-AOZ8131DI-06

ESD-AOZ8131DI-06
SSRX1P_2 4 SSRX1P_2 DU4 DU3
NC 7
SSRX1N_2 5 NC 6 SSRX1N_2 FTYPEC_24P
VBUS OC# ATX_5VSB 5V_FUSB 5V_FUSBC 3VSB ESD-ESD3V3U4ULC

2
PCH side pull H 3vsb ESD only for USB3.1 GEN2
QU6
OC0#_FEN G2 D2
R328 RU4 PM_OC0# [15]
47K/4 R358 10KR/4 OC#0_F D1

68 A工 )
47K/4 RU3 S2 OC#0_F
QU11 10KR/4 G1
G2 D2 OC0#_FEN
NN-2N7002D 5V_FUSBC
C

S1

D1
S2 B Q118
FPWR_EN R327 10K/4 G1 C246 C258 2N3904

C555
76
E

NN-2N7002D X_C1u6.3X4 C1u6.3X4


S1

 
C1039 C559
C1u6.3X4


C1u6.3X4 L21

C0.1u16X4
Add C246 for OC# Sequence 1 4 PM_USB5+
[15] PM_USB5+
2 3 PM_USB5-
VCOM OC# 5V_FUSB [15] PM_USB5-

0)
ATX_5VSB 5V_FUSB X_4P2R-0R0402
min 80mil.


A
3VSB R541
47KR/4
R359
10K/4 CTP10 C10u6.3X6 5
UT3
3
3 A Close to connector's
VBUS pin. A
VIN FLG
QU5 1 5V_FUSBC
R581 FVBUS_EN OUT
G2 D2
CTP8

10K/4 FVBUS_EN 4 2
EN GND
D1
1

MICRO-START INT'L CO.,LTD.


+

S2 RT9742AGJ5F
FPWR_EN R586 0R0402 G1 C269 EC46
X_C10u6.3X6

470u6.3SO Title
2

NN-2N7002D X_C0.1u16X4 USB3.1 TYPE C-Front


S1

Size Document Number Rev


Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 44 of 78
5 4 3 2 1
5 4 3 2 1

USB 3.0-JUSB4

00
0 M
JUSB4
PM_USB11+ 11 D2+

RD 179 SI 
PM_USB11- 12
U73 D2-
D D
AOZ8808DI-05 PM_SSTX1+ 14
PM_USB_SSRX0- PM_USB_SSRX0- TX2+
1 NC 10
[15] PM_USB_SSTX0+ C760 C0.22u6.3X4 PM_SSTX0+ PM_USB_SSRX0+ 2 NC 9 PM_USB_SSRX0+ PM_SSTX1- 15
C759 C0.22u6.3X4 PM_SSTX0- TX2-
[15] PM_USB_SSTX0-
PM_USB_SSRX1- 4 PM_USB_SSRX1- PM_USB_SSRX1+
NC 7 17 RX2+
[15] PM_USB_SSRX0+ PM_USB_SSRX1+ 5 NC 6 PM_USB_SSRX1+
[15] PM_USB_SSRX0- PM_USB_SSRX1- 18 RX2-

8
(C 67
USB30_VCC2 19 VBUS2
16 GND
13 GND

)2   CON
U74 PM_USB10+ 9
C761 C0.22u6.3X4 PM_SSTX1+ AOZ8808DI-05 D1+
[15] PM_USB_SSTX1+
[15] PM_USB_SSTX1- C762 C0.22u6.3X4 PM_SSTX1- PM_SSTX0- 1 NC 10 PM_SSTX0- PM_USB10- 8
PM_SSTX0+ PM_SSTX0+ D1-
2 NC 9
[15] PM_USB_SSRX1+ PM_SSTX0+ 6
PM_SSTX1- PM_SSTX1- TX1+
[15] PM_USB_SSRX1- 4 NC 7
PM_SSTX1+ 5 NC 6 PM_SSTX1+ PM_SSTX0- 5 TX1-

0
PM_USB_SSRX0+ 3

8
RX1+

石 17 jon FID
PM_USB_SSRX0- 2 RX1-
7 GND

USB30_VCC2 1 VBUS1
C USB3.0 C
D0G-06A050C-A68 Main 4 GND
D0G-05A0300-I14 AVL
10 NC

阿 04 ep EN
USB2.0
D0G-0200529-A68 Main 2X10_CONNECTOR
D0G-0100619-I05 AVL BH2X10[20]#-2.0PITCH_BLACK-RH

鋒 06 ei TI
01 (裴 AL VCC5

R870

(0
10KR/4
Q139
NN-2N7002D
B B
G2 D2

00 RM 亮樂
PM_OC2# [15]
D1
S2
D16 USB30_VCC2 R871 10KR/4 G1

5
PM_USB11+ 6 4 PM_USB10+

S1
L36
PM_USB10+ 1 4 PM_USB10+ PM_USB11- 1 3 PM_USB10-

68 A工 )
PM_USB10- 2 3 PM_USB10- ESD-AOZ8906C

2
X_4P2R-0R0402

[15] PM_USB10+ PM_USB10+


[15] PM_USB10- PM_USB10-
L37 USB30_VCC2

76
PM_USB11+ 1 4 PM_USB11+

 
[15] PM_USB11+ PM_USB11+ PM_USB11- 2 3 PM_USB11-

EC41 +

C774

C261

[15] PM_USB11- PM_USB11-
X_4P2R-0R0402

1
0)

2 100u16SO

C0.1u16X4

C1u6.3X4

A A

MICRO-START INT'L CO.,LTD.


Title
USB Front Side
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 45 of 78
5 4 3 2 1
5 4 3 2 1

3~4A
5VDUAL_USB VCC5 5VDUAL_USB

00
U100
1 NS ND 8
VCC_GATE 2 NG ND 7
+12V 3 PS PD C1082
5A ATX_5VSB 6
4 PG PD C0.1u16X4

M
Pull-up for NCT6795 5

0
NP-P5003QVG
ATX_5VSB R1027 DUALGATE

RD 179 SI 
4.7K/4 C1081 18n16X4
D D
VCC_GATE
R1031
10K/4 Pin power:I_3VSB

C
Register power:I_3VSB
R1025 4.7K/4 B C1074 Register reset:I_3VSB
[22] 5VCCDRV#
Q148 2N3904 X_22n16X4

E
ATX_5VSB 5VDIMM

(C 67
DUALGATE Q175
Q112 X_N-PM514BA
CHAR_G G2 D2 CHARGE1_EN

G
R1028 R945 R370 X_10KR0402 3VSB

D
4.7K/4 4.7K/4 Q60 CHARGE0_EN D1

)2   CON
P-3906 S2
R1030 0R/4 DUALGATE E C CHAR_G CHAR_G G1 R558 10KR/4 VCC3
[22] 5VSBDRV# [22] CHARGE_CB
NN-2N7002DW

S1
R894 R555

B
20KST/4 100KR/4

R944 10KST/4 VCC_GATE

0
石 17 jon FID
USB POWER PORT 0 For USB Charging
MAX 1.7A
USB POWER PORT 1 For USB Charging

MAX 1.7A
C

阿 04 ep EN
IBC_VCC1
MAX 2A IBC_VCC2
MAX 1.7A
U102
CHARGE0_EN 4 8 U101
EN VOUT1 CHARGE1_EN 4 EN VOUT1 8
1

EC56
+

5VDUAL_USB 2 VIN1 VOUT2 7

1
C1076 EC55

+
5VDUAL_USB 2 VIN1 VOUT2 7
X_C0.1u16X4 100u16SO C1079

鋒 06 ei TI
3 6
2

VIN2 VOUT3 X_C0.1u16X4 100u16SO


3 6

2
VIN2 VOUT3
[15] PM_OC4# 5 OC# GND 1
[15] PM_OC4# 5 OC# GND 1
UP7549PRA8-25_MSOP8-HF
UP7549PRA8-25_MSOP8-HF

01 (裴 AL ATX_5VSB
ATX_5VSB

(0
C1078
C0.1u16X4 C1080
C0.1u16X4
B B
From Promontory To Pin Header

00 RM 亮樂
5

U97 ATX_5VSB
From Promontory To Pin Header

5
U98 ATX_5VSB
VCC

VCC
6 3 USB_CH_DP6 [47] R1033
[15] PM_USB6+ TDP DP
7 2 USB_CH_DN6 [47] 47K/4 6 3 USB_CH_DP7 [47]
[15] PM_USB6- TDM DM [15] PM_USB7+ TDP DP
7 2 USB_CH_DN7 [47] R1024
[15] PM_USB7- TDM DM
CHARGE_CB 8 47K/4
SM_CDP CB CHARGE0_EN CHARGE_CB
4 SM_CDP CEN 1 8 CB
SM_CDP 4 1 CHARGE1_EN
SM_CDP CEN

68 A工 )
GND

GND
C1077
SLG55593A_TDFN8-HF 1u6.3X4 C1075
9

SLG55593A_TDFN8-HF X_1u6.3X4

9
76 程  
0)
ATX_5VSB


A A
R565 47KR/4 SM_CDP

R566 X_47KR/4

MICRO-START INT'L CO.,LTD.


Title
USB Charger
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 46 of 78
5 4 3 2 1
5 4 3 2 1

USB 3.0-JUSB3

00
0 M
U37

RD 179 SI 
[15] PM_USB_SSTX2+ C368 C0.22u6.3X4 PM_SSTX2+ PM_SSTX3+ 1 NC 10 PM_SSTX3+
D [15] PM_USB_SSTX2- C373 C0.22u6.3X4 PM_SSTX2- PM_SSTX3- 2 NC 9 PM_SSTX3- D

PM_USB_SSRX2+ PM_SSTX2+ 4 PM_SSTX2+


[15] PM_USB_SSRX2+ NC 7
[15] PM_USB_SSRX2- PM_USB_SSRX2- PM_SSTX2- 5 NC 6 PM_SSTX2-

AOZ8808DI-05

8
(C 67
)2   CON
U38 JUSB5
AOZ8808DI-05 USB_CH_DP7 11
PM_USB_SSRX3+ PM_USB_SSRX3+ D2+
1 NC 10
[15] PM_USB_SSTX3+ C360 C0.22u6.3X4 PM_SSTX3+ PM_USB_SSRX3- 2 NC 9 PM_USB_SSRX3- USB_CH_DN7 12
C364 C0.22u6.3X4 PM_SSTX3- D2-
[15] PM_USB_SSTX3-
PM_USB_SSRX2+ 4 PM_USB_SSRX2+ PM_SSTX3+
NC 7 14 TX2+
[15] PM_USB_SSRX3+ PM_USB_SSRX3+ PM_USB_SSRX2- 5 NC 6 PM_USB_SSRX2-
[15] PM_USB_SSRX3- PM_USB_SSRX3- PM_SSTX3- 15 TX2-

8
PM_USB_SSRX3+ 17

0
RX2+

石 17 jon FID
PM_USB_SSRX3- 18 RX2-
IBC_VCC1 19 VBUS-2
16 GND-1
C 13 C
GND-2

USB_CH_DP6 9 D1+

阿 04 ep EN
USB_CH_DN6 8 D1-
PM_SSTX2+ 6 TX1+
PM_SSTX2- 5 TX1-
PM_USB_SSRX2+

鋒 06 ei TI
3 RX1+
PM_USB_SSRX2- 2 RX1-
7 GND-3
IBC_VCC2 1 VBUS-1

01 (裴 AL
4 GND-4
D50 10 NC

5
L16
[46] USB_CH_DP6 USB_CH_DP6 1 4 USB_CH_DP6 USB_CH_DP7 6 4 USB_CH_DP6
2X10 Connector
[46] USB_CH_DN6 USB_CH_DN6 2 3 USB_CH_DN6 USB_CH_DN7 1 3 USB_CH_DN6 BH2X10[20]-2PITCH_BLACK-RH-6

(0
X_4P2R-0R0402 ESD-AOZ8906C

2
B B

00 RM 亮樂
IBC_VCC1 IBC_VCC2

C278

C413

C279

C467
68 A工 )

C1u6.3X4

C0.1u16X4

C1u6.3X4

C0.1u16X4
L15
[46] USB_CH_DP7 USB_CH_DP7 1 4 USB_CH_DP7

[46] USB_CH_DN7 USB_CH_DN7 2 3 USB_CH_DN7

76
X_4P2R-0R0402

程  
A

0) 課 Title
MICRO-START INT'L CO.,LTD.
A

USB Front Side-JUSB3


Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 47 of 78
5 4 3 2 1
5 4 3 2 1

HDMI CONNECTOR

00
Add Re-Timer support HDMI 2.0 VCC3 RETIMER_1P1

0 M
C160 C161 C135 C150 C166 C170 C145
C152 C140 C142 C156 C0.1u16X4 C0.1u16X4 C0.1u16X4 C0.1u16X4 C0.1u16X4 C10u6.3X6 C0.01u25X4
C0.1u16X4 C0.1u16X4 C0.1u16X4 C10u6.3X6

RD 179 SI 
C128 C0.1u16X4 DP0_CLKP_RETIM

13
43

14
23
24
37
48
[5] DP0_CLKP_APU
D [5] DP0_CLKN_APU C127 C0.1u16X4 DP0_CLKN_RETIM U15 D

VCC1
VCC2

VDD1
VDD2
VDD3
VDD4
VDD5
[5] DP0_TX2P_APU C134 C0.1u16X4 DP0_TX2P_RETIM
[5] DP0_TX2N_APU C133 C0.1u16X4 DP0_TX2N_RETIM

[5] DP0_TX1P_APU C132 C0.1u16X4 DP0_TX1P_RETIM DP0_CLKP_RETIM 11 26 HDMI_DATA_CLK_DP


C131 C0.1u16X4 DP0_TX1N_RETIM DP0_CLKN_RETIM IN_CLKp OUT_CLKp HDMI_DATA_CLK_DN
[5] DP0_TX1N_APU 12 IN_CLKn OUT_CLKn 25

[5] DP0_TX0P_APU C130 C0.1u16X4 DP0_TX0P_RETIM DP0_TX2P_RETIM 2 35 HDMI_DATA2_DP


IN_D2p OUT_D2p

(C 67
[5] DP0_TX0N_APU C129 C0.1u16X4 DP0_TX0N_RETIM DP0_TX2N_RETIM 3 34 HDMI_DATA2_DN
IN_D2n OUT_D2n HDMI1_PWR_5V HDMI1_PWR_5V
DP0_TX1P_RETIM 5 32 HDMI_DATA1_DP
DP0_TX1N_RETIM IN_D1p OUT_D1p HDMI_DATA1_DN
6 IN_D1n OUT_D1n 31
VCC3 VCC3

)2   CON
DP0_TX0P_RETIM 8 29 HDMI_DATA0_DP R251 R239
DP0_TX0N_RETIM IN_D0p OUT_D0p HDMI_DATA0_DN 2KR/4 2KR/4
9 IN_D0n OUT_D0n 28

R247 R243 TP25 45 38 HDMI_DDC_CLK


AUX_SRCp SCL_SNK

Connector Power
2KR/4 2KR/4 TP26 44 39 HDMI_DDC_DATA
AUX_SRCn SDA_SNK HDMI_DDC_CLK
DP0_AUXP [5] DP0_AUXP 46 HDMI_DDC_DATA
DP0_AUXN SCL_SRC
[5] DP0_AUXN 47 SDA_SRC SWAP/POL 1
10 I2C_EN C188 C180
R199 0R0402 HDMI_RETIM_SCL I2C_EN/PIN PRE_SEL X_C0.1u16X4 X_C0.1u16X4
[6,10,24,28,40,54,59,71,72] SCLK0 15 20

0
R202 0R0402 HDMI_RETIM_SDA SCL_CTL PRE_SEL EQ_SEL
[6,10,24,28,40,54,59,71,72] SDATA0 16 SDA_CTL EQ_SEL/A0 21

石 17 jon FID
27 HDMI_SEL
HDMI_SEL/A1 R97 10KR/4
TX_TERM_CTL 36 +12V
OE 42 40 SLEW_CTL HDMI_PWR_5V HDMI1_PWR_5V
OE SLEW_CTL
18 CEC_EN FS1

G
VCC5 1 2 HDMI1_PWR_5V

D
C
[5] DP0_HDMI_HPD DP0_HDMI_HPD R133 0R0402 HPD_SRC 4 33 HPD_SNK R237 0R0402 HDMI_HOT_DET C
HPD_SRC HPD_SNK Q17 F-MICROSMD110
17 22 VSADJ R216 6.98KR1%0402 N-QM3010K_SOT23
NC Vsadj

GND1
GND2
GND3
GND4

PAD
阿 04 ep EN
R130
100KR/4 HDMI1_PWR_5V
SN75DP159RGZR

7
19
30
41

49
C74 C83
C10u6.3X6 C0.1u16X4

HIGH LOW NC

鋒 06 ei TI
VCC3
VCC3 VCC3 VCC3 VCC3 VCC3
SLEW_CTL Fastest data rate 5 ps slow 10 ps slow
R214
X_64.9KR1%0402 R223
64.9KR1%0402
R209
X_64.9KR1%0402
R161
X_64.9KR1%0402
R208
X_64.9KR1%0402
R215
X_64.9KR1%0402
PRE_SEL Reserved -2dB de-emphasis 0 dB CONNECTOR

01 (裴 AL
OE OE Normal operation Power-down mode X
SLEW_CTL PRE_SEL I2C_EN EQ_SEL HDMI_SEL DP_HDMI1B

R211 C158 I2C_EN I2C control mode strap mode X HDMI_DATA2_DP P21 X5
X_64.9KR1%0402 C0.22u6.3X4 R219 R204 R167 R212 R220 TMDS DATA2+ SHELL5
P22 TMDS DATA2 Shield
X_64.9KR1%0402 X_64.9KR1%0402 64.9KR1%0402 X_64.9KR1%0402 64.9KR1%0402 HDMI_DATA2_DN P23
HDMI_DATA1_DP TMDS DATA2-
EQ_SEL Fixed at 14dB Fixed at 7.5dB Adaptive EQ P24 X7

(0
TMDS DATA1+ SHELL7
P25 TMDS DATA1 Shield
HDMI_DATA1_DN P26
HDMI_DATA0_DP TMDS DATA1-
HDMI_SEL DVI HDMI X P27 TMDS DATA0+ MEC1 MEC1
P28 TMDS DATA0 Shield
B HDMI_DATA0_DN B
P29

00 RM 亮樂
TMDS DATA0-

Re-Timer 1.1V Power


HDMI_DATA_CLK_DP P30 X8
TMDS CLOCK+ SHELL8
P31 TMDS CLOCK Shield
HDMI_DATA_CLK_DN P32 TMDS CLOCK-
P33 X6
VCC3 VCC5 325mA HDMI_DDC_CLK
P34
P35
CEC
RESERVED
SHELL6

TR4 10R/4 RT_1P1V_CNTL TC4 C1u6.3X4 HDMI_DDC_DATA SCL


P36 SDA
P37 DDC/CEC GROUND
RETIMER_1P1 HDMI1_PWR_5V P38
HDMI1_PWR_5V +5V POWER

68 A工 )
TR3 HDMI_HOT_DET P39 HOT PLUG DETECT-2
4

10KR/4 U19
1
VDD

POK
VOUT 6
RT_1P1V_EN 2 HDMI_DISPLAYPORT-HF
EN TC1
VCC3 3 VFB=0.8 C560p50X4 TR2
C640 VIN 10KR1%/4

76
C0.1u16X4 7 RT_1P1V_FB
GND

GND

FB

 
5 NC
TC2


C10u6.3X6 GS7133SO-R_PSOP8-HF TC3 HDMI_DATA0_DP HDMI_DATA2_DP
8

TR1 C22u6.3X6
26.7KR1%0402 R232 R235
X_0R0402 X_0R0402

0)
HDMI_DATA0_DN HDMI_DATA2_DN
AVL: I31-3730S02-N62
HDMI_DATA1_DP HDMI_DATA_CLK_DP

ESD For HDMI


R226 R229
A X_0R0402 X_0R0402 A
U20 U18 U23 HDMI_DATA1_DN HDMI_DATA_CLK_DN
HDMI_DATA0_DN 1 NC 10 HDMI_DATA0_DN HDMI_DATA1_DP 1 NC 10 HDMI_DATA1_DP HDMI_DDC_DATA 1 NC 10 HDMI_DDC_DATA
HDMI_DATA0_DP 2 NC 9 HDMI_DATA0_DP HDMI_DATA1_DN 2 NC 9 HDMI_DATA1_DN HDMI_DDC_CLK 2 NC 9 HDMI_DDC_CLK

HDMI_DATA2_DN 4 HDMI_DATA2_DN HDMI_DATA_CLK_DP HDMI_DATA_CLK_DP HDMI_HOT_DET HDMI_HOT_DET


NC 7 4 NC 7 4 NC 7
HDMI_DATA2_DP 5 NC 6 HDMI_DATA2_DP HDMI_DATA_CLK_DN 5 NC 6 HDMI_DATA_CLK_DN 5 NC 6
AOZ8829DI-03 AOZ8829DI-03 AOZ8808DI-05 MICRO-START INT'L CO.,LTD.
3

Title
HDMI Connector
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 48 of 78
5 4 3 2 1
5 4 3 2 1

DP CONNECTOR
D D

DP_HDMI1A

DPC_DATA0_DP_R P1 X1
ML_LANE_0P SHELL1
P2 GND-1
DPC_DATA0_DN_R P3 X2
DPC_DATA1_DP_R ML_LANE_0N SHELL2
P4 ML_LANE_1P
[5] DP1_TX0P_APU C111 C0.1u16X4 DPC_DATA0_DP_R P5 X3
C108 C0.1u16X4 DPC_DATA0_DN_R DPC_DATA1_DN_R GND-2 SHELL3
[5] DP1_TX0N_APU P6 ML_LANE_1N
DPC_DATA2_DP_R P7 X4
C97 C0.1u16X4 DPC_DATA1_DN_R ML_LANE_2P SHELL4
[5] DP1_TX1N_APU P8 GND-3
[5] DP1_TX1P_APU C95 C0.1u16X4 DPC_DATA1_DP_R DPC_DATA2_DN_R P9
DPC_DATA3_DP_R ML_LANE_2N
P10 ML_LANE_3P
[5] DP1_TX2N_APU C105 C0.1u16X4 DPC_DATA2_DN_R P11
C106 C0.1u16X4 DPC_DATA2_DP_R DPC_DATA3_DN_R GND-4
[5] DP1_TX2P_APU P12 ML_LANE_3N
DP_CA_DET_C P13
C101 C0.1u16X4 DPC_DATA3_DN_R R126 5.1MR1%/4 CONFIG1
[5] DP1_TX3N_APU P14 CONFIG2
[5] DP1_TX3P_APU C99 C0.1u16X4 DPC_DATA3_DP_R DP_AUXP_C P15 AUX_CHP
P16 GND-5
DP_AUXN_C P17
DP_HPD AUX_CHN
P18 HOT PLUG DETECT-1
P19 RETURN
DP_PWR P20 DP_PWR

C117 C120 C119 HDMI_DISPLAYPORT-HF


C10u6.3X6 C0.1u16X4 C0.1u16X4

C C

DP AUX & HPD Circuit DP_PWR


ESD
U10
Support HDMI Dongle 3
VCC3 VCCB
8 VCCA DP_PWR 10
VCC3 SDAA 1
TP24 SDAA
TP23
SCLA 2 SCLA

5
[5] DP1_AUXN 15 7 DP_HPD D13
VCC3 SDAB C_HPD DP_CA_DET_C DP_PWR DP_AUXP_C DP_HPD
[5] DP1_AUXP 16 SCLB DNG_DET 9 6 4
R134
4.7KR/4 6 DP_AUXN_C 1 3
[5] DP1_DP_HPD P_HPD

Main:D0G-05A0529-A68
C103 VCC5 R129 1KR/4 NCT3532_EN 4 R150 ESD-AOZ8906C

2
C10u6.3X6 DP1_DP_HPD EN
100KR1%
C109 C0.1u16X4 DP_AUXP DP_AUXP_C
AVL:D0G-45B0510-I14
[5] DP1_AUXP 14 11
GND-1
GND-2
C115 C0.1u16X4 DP_AUXN P_AUX_DP+ C_AUX_DP+ DP_AUXN_C DP_AUXN_C
[5] DP1_AUXN 13 P_AUX_DP- C_AUX_DP- 12
C110
X_C0.01u25X4 DP_AUXP_C
NCT3532Y_QFN16-HF U9
5
17

ATX_5VSB DPC_DATA1_DP_R 1 DPC_DATA1_DP_R


NC 10
R149 DPC_DATA1_DN_R 2 NC 9 DPC_DATA1_DN_R
100KR1%
DPC_DATA3_DP_R 4 DPC_DATA3_DP_R
NC 7
R137 DPC_DATA3_DN_R 5 NC 6 DPC_DATA3_DN_R
47KR/4 Q24
B C107 NN-2N7002D AOZ8829DI-03 B

8
G2 D2 NCT3532_EN

X_C1u6.3X4 D1
S2
[6,22,36,40,50,51,56] SLP_S3# G1
S1

U11
DPC_DATA2_DN_R 1 NC 10 DPC_DATA2_DN_R
DPC_DATA2_DP_R 2 NC 9 DPC_DATA2_DP_R

DPC_DATA0_DN_R 4 DPC_DATA0_DN_R
NC 7
DPC_DATA0_DP_R 5 NC 6 DPC_DATA0_DP_R

AOZ8829DI-03

8
A A

MICRO-START INT'L CO.,LTD.


Title
DP Connector
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 49 of 78
5 4 3 2 1
5 4 3 2 1

5VDIMM FOR DDR 5VDUAL For 3VSB、CPU 1.8V 、 VDDP


ATX_5VSB

ATX_5VSB

S
VCC5 R110 510R/4 5VDIMM_5V 5VDIMM_5VSB R115 10R/4 G Q21
P-P06P03LCGA ATX_5VSB
R113 10KR/4 C89 C0.1u16X4
[22,36,67] ATX_PWR_OK

D
D
5VDIMM R512 510R/4 5VCC_5V 5VSB_5V R510 10R/4 D
VCC5 ATX_5VSB

S
1
2
U7 R511 10KR1%/4 C444 C0.1u16X4 G Q100
[22,36,67] ATX_PWR_OK
5 7 5VSBDRV1_DIMM C90 C0.018u16X4 P-P06P03

5VCC
5VSB
[6,22,36,40,49,51,56] SLP_S3# S3# 5VSB_DRV 5VDUAL
[6,22,36,40,71] SLP_S5# 6

D
S5#

1
2
U48
5 7 3VSB_VSBDRV C454 C0.047u16X4

5VCC
5VSB
[6,22,36,40,49,51,56] SLP_S3# S3# 5VSB_DRV
C78 6

GND
[6,22,36,40,71] SLP_S5# S5#
4 8 5VDRV1_DIMM C0.1u16X4 C450
MODE 5VCC_DRV C0.1u16X4

5
uP7501

GND
3

5
R108 C76 ATX_5VSB R509 47KR/4 S5_MODE 4 8 3VSB_VCCDRV 4
C22n16X4 MODE 5VCC_DRV
1KR/6 4 3
3 uP7501 2

3
H:SUPPORT S0/S3/S5 2 R528 C457 1
D
L:SUPPORT S0/S3 +12V 1 Q101 1KR/6 C22n16X4 Q102
[6,22,51] DEEP_S5 G

S 2N7002
N-PK616BA
Q22
N-PK616BA +12V VCC5
VCC5 PIN4 MODE
H:SUPPORT S0/S3/S5
L:SUPPORT S0/S3

C C

3VSB 5VDUAL_3VSB 5VDUAL_3VSB

5VDUAL L31 30L3A-15_0805-RH


R746
10KR/4
2147_MODE4

C703 C704 C701


C22u6.3X6 C22u6.3X6 C0.1u16X4 R757 C716
X_10KR/4 C0.1u16X4

5VDUAL_3VSB

5VDUAL_3VSB 5VDUAL_3VSB 3.75A


CHOKE16 3VSB
R747 U66 CH-0.47u5A21mS-HF
2.2K/4 8 1 3VSB_PHASE 1 2
R745 VIN-1 SW-1
13 VIN-2 SW-2 9
ENABLE HIGH:1.6V X_47KR/4
B 3VSB_EN B
5 EN
3VSB_EN 2 3VSB R749
OUT

C699 C0.22u6.3X4

C713 C22u6.3X6

C698 C0.1u16X4
7 PG 200KR1%0402

1
+
EC37
R756 2147_MODE4 6 3 3VSB_FB 100u16SO

2
3.3KR1%/4 C715 MODE/VCON FB
VFB=0.6
C0.1u16X4
R754
3VSB C718 C330p50X4 4 12 44.2KR1%0402
Ramp GND
MP2147GD-Z_QFN12

3VSB_PHASE C694 X_2700p50X4 R735 X_2.2R/8

3VSB_VSBDRV
3VSB_ENR
3VSB_ENR [57,66]

[6,54,56,57,58] APU_AM4R1 D39 S-LRB520S 3VSB_EN


R801 3VSB_EN
4.7KR/4

A D A
E C G Q128
S 2N7002

Q130 R793
B

P-3906 20K/4

MICRO-START INT'L CO.,LTD.


Title
R809 10KR/4 3VSB_VCCDRV ACPI uPI-5VDIMM&3VSB
Size Document Number Rev
防G3-->S5底下5VSBDRV2瞬間有電變沒電,使得下一級電壓爬升有drop Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 50 of 78
5 4 3 2 1
5 4 3 2 1

FOR Promontory 1.05V_S0


1.05V
S0:5.5A IMAX 10A
S5:0.05A support OV=>NB685 ILIMIT=10A~12A
D not support OV=> NB681 IOC=ILIMIT+40%*IMAX/2=12A~14A. D

R598 0.7776uH<L<1.1664uH
10R1%4

I9C-685GQ0C-M03
NB685_BST

AVL: L04-0107800-M26
1.05V,5.5A
C519

10
+12V U58 C1u16X4 CHOKE15 PM_1P05
Width:>20mil CH-1.0u15A7.5mS-HF

BST
L22 30L3A-15_0805-RH NB685_VIN 1 9 NB685_SW 1 2
VIN SW

C537 C536 C535 R597 R569 X_499K1% NB685_SWR C553 C549 C548 C552
C22u16X8 C22u16X8 C0.1u16X4 300KR/4 C0.1u16X4 C0.1u16X4 C22u6.3X6 C22u6.3X6
16 13 PM_1P05_FB R580 X_499R1% C497
EN1 FB X_3300p50X
VFB=0.65
PM_1P05_EN 15 EN2
VDDQ 6 PM_1P05

VTT 5
[52] PM_1P05_PG 12 PG
VTTREF 7
R573 C518 R564
100KR/4 X_C0.1u16X4 10KR1%/4 8 PM_1P05
VTTS
VCC3 R610 5.6R 3 11
3V3 OTW
14 R575
MODE

AGND

PGND
1KR1%/4
C ATX_5VSB C551 C
C1u6.3X6 R574
NB685GQ_QFN16-HF 150K PM_1P05_FB CP9 X_COPPER

2
PM_1P05_OV [72]
R561
47KR/4 Q109 from NCT3933
C498 NN-2N7002D Mode(Work F): R582
G2 D2 PM_1P05_EN R609 150Kohm=500KHz 1.33K1%/4
0R0402 0 ohm=700KHz
X_C1u6.3X4 D1
S2 R1=((Vout-Vref)/Vref)*R2 ; NB685 Vref=0.6
G1 ==>1=((1.05-0.6)/0.6)*R2
[6,22,36,40,49,50,56] SLP_S3# ==>R2=1.33Kohm
S1

B B

FOR Promontory 1.05V_S5 3VSB 3VSB

0.05A
AVL:I31-0111A29-U33 PM_1P05_S5
I31-8866509-A36
R663 C629 C1u6.3X4
10KR/4 U63 GS7116S5-ADJ-R_SOT23-5
1 VDD VOUT 5
GND

ADJ

PM_1P05_S5_EN 3 EN C645
EN:VIH1.6V
C646 C4.7u10X6
2

A
C636 X_C0.1u16X4 R675 A
C0.1u16X4 1KR1%/4

PM_1P05_S5_FB

D
Q117 R672
[6,22,50] DEEP_S5 G

S 2N7002 3.16K1%4
MICRO-START INT'L CO.,LTD.
Title
Promontory-NB685GQ-1.05V
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 51 of 78
5 4 3 2 1
5 4 3 2 1

Promontory-2.5V
2.5V; 900mA
D D

VCC5
VCC3
R615 10R/4 PM_2P5V_CNTL C565 C1u6.3X4
ATX_5VSB

PM_2P5V
R605

4
R576 10KR/4 U61 2015.02.02 update
47KR/4 Q110 PM_2P5V_POK 1

VDD
NN-2N7002D POK
VOUT 6
G2 D2 PM_2P5V_EN 2 EN
PM_2P5V_C D1 VCC3 3 C556 R611
VIN C560p50X4 10KR1%/4
S2
G1 7 PM_2P5V_FB

GND

GND
[51] PM_1P05_PG FB
5 NC
VFB=0.8
C557

S1
C10u6.3X6 GS7133SO-R_PSOP8-HF C566

9
R607 C22u6.3X6
4.75KR1%/4

AVL: I31-3730S02-N62

CP10 X_COPPER
[72] PM_2P5V_OV
C from NCT3933 C

VCC3

R602
10KR/4

PM_2P5V_POK D34 S-LRB520S PM_PWRGD [16,68]


D32 S-LRB520S
[51] PM_1P05_PG
D33 X_S-LRB520S
[6,7,67,68] SYSREST#
Add by CRB Rev. E

C542
C1u6.3X4

B B

A A

MICRO-START INT'L CO.,LTD.


Title
Promontory-GS7133-2.5V
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 52 of 78
5 4 3 2 1
5 4 3 2 1

4DIMM :2.24A FOR DDR VPP2.5V VPP25

C396
C0.22u6.3X4

5VDIMM_VPP 5VDIMM_VPP

D 5VDIMM L13 30L3A-15_0805-RH D


R369 5VDIMM_VPP 5VDIMM_VPP

OCP:4A
10KR/4 VPP25 VPP25
L14 30L3A-15_0805-RH CHOKE12

C318 C22u6.3X6

C328 C22u6.3X6

C337 C22u6.3X6
2147_MODE1 U34 CH-0.47u5A21mS-HF
8 1 VPP_PHASE1 1 2
C343 R372 VIN-1 SW-1
13 VIN-2 SW-2 9
C0.1u16X4 R374 47KR/4
X_10KR/4 C344 VPP_EN 5 EN R390 C415 C391
C0.1u16X4 OUT 2 VPP25

C370 C22u6.3X6

C379 C22u6.3X6
[22] VPP_VR_PG 7 1KR1%/4 C0.1u16X4 C10u6.3X6
PG

2147_MODE1 6 3 VPP25_FB
MODE/VCON FB
VFB=0.6
ATX_5VSB 5VDIMM R385
VPP25 C351 C330p50X4 4 12 316R1%4
Ramp GND
MP2147GD-Z_QFN12

R334 R351
47KR/4 2.2K/4 CP7
X_COPPER
Q68 ENABLE HIGH:1.6V VPP25_FB_R [72]
C310 NN-2N7002D
G2 D2 VPP_EN
to : NCT3933U
C1u6.3X4 D1
S2
[22] SIO_VPP_EN G1 R347 C311
C 3.3KR1%/4 C0.1u16X4 C
S1

D
5VDIMM R332 100KR/4 G Q65 R322
S 2N7002 X_0R/4

C308
R333 C1u16X4
X_100KR/4

DDR VTT Power


B B
To CPU Copper trace width > 250mils , Fill
island behind DIMM > 400mils .

VCC_DDR VTT_DDR
C263 C0.22u6.3X4
CP6
X_COPPER
VCC5 C298 C0.1u16X4

near pin6
DDRVTT_CNTL

VTT_DDR

C270 C10u6.3X6 C252 C256 C260


VCC_DDR VCNTL>2V C0.1u16X4 C0.1u16X4 C0.1u16X4
C264 C10u6.3X6
6

U30
C274 C10u6.3X6 1 4 0.3*4=1.2A
VCNTL

VIN VOUT VTT_DDR

DDRVTT_CNTL 5 8
EN1 NC R290
EN>0.8V 10KR1%/4
GND
PAD

DDRVTT_CNTL 7 3 DDRVTT_VREF VCC_DDR


EN2 VREF
NCT3103S_ESOP8-HF
9
2

A A

C282 R291
C0.1u16X4 10KR1%/4

MICRO-START INT'L CO.,LTD.


Title
DDR PWR VPP25/VTT-MP2147
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 53 of 78
5 4 3 2 1
5 4 3 2 1

DDR4_1.2V 15.5A+9.5A+1.2A=26.5A Irms = Iout * SQRT{D/N- (D)^2]}


15.5A FOR CPU VCCDDR:
D=Vout/Vin=1.2/5=0.24
9.5A FOR 4DIMM
DDR_VDD33D C42 C0.1u16X4 L04-47B7730-T15 L4 Iout ripple = 6.62A
DDR_VDD33A C43 C0.1u16X4 CH-0.47u22A2.2mS N=Phase number=2
=26.5A*SQRT(0.12-0.0576)
1.2A FOR DDR VTT
DDR_VCORE DDR_VCORE C50 X_C0.22u6.3X4 5VDIMM 1 2 5VDIMM_IN 5VDIMM_IN
C57 C0.22u6.3X4
C62 C0.01u25X4 EC8 EC9 =6.619698A

1
C79

+
3VSB R58 10KR/4 C0.1u16X4 C104
5VDIMM_IN

560u6.3SO

560u6.3SO
D C0.1u16X4 D

2
R68 1KR/4
U6
R66 0R/6 DDR_VDD33D 30 27 C44 C0.1u16X4
R67 1R/6 DDR_VDD33A VDD33D VINSEN
28 VDD33A
Internal LDO 1.8V DDR_VCORE 31 12 5VDIMM_IN
DDR_VCORE VCORE DMD1
DMD2 10
PV Address: 0X21 R102 X_0R/4 DDR_ADDR2 17
R101 X_0R/4 DDR_ADDR1 ADDR2 DDR_PWM1
SMB Address: 0X42 16 11
ADDR1 PWM1
Place Close to Pins OCP:35A for 2Phase

5
Imax: 26.5A
R79 1KR/4DDR_ISEN1P_R
R82 0R0402 DDR_CLK 2 23 DDR_ISEN1P C64 C0.22u6.3X4 DDR_UG1 R168 0R/6 DDR_UG1_R 4 C121 C116
[6,10,24,28,40,48,59,71,72] SCLK0 SCL ISEN1P
R84 0R0402 DDR_DATA 3 22 DDR_ISEN1N R81 1KR/4DDR_ISEN1N_R 3 C1u16X6 C10u6.3X6
[6,10,24,28,40,48,59,71,72] SDATA0 SDA ISEN1N VCC_DDR
3VSB R86 10KR/4 DDRVR_HOT# 4 2
SALRT DDR_PWM2 R180
PWM2 9 1 L04-22B7120-M26
DDR_VR_EN 5 Place Close to Pins 10KR/4
CTRL R83 1KR/4DDR_ISEN2P_R L5
TP21 6 SYSG
[56,68] DDR_PWRGD DDR_PWRGD 7 21 DDR_ISEN2P C70 C0.22u6.3X4 Q30 CH-0.22u40A2.4mS
PG ISEN2P DDR_ISEN2N R88 1KR/4DDR_ISEN2N_R N-PK616BA_PDFN8-HF
ISEN2N 20
CONFIG: Configuration Table #3 R103 121K/1%/4 18 DDR_PH1 1 2
R100 X_10KR/4 CONFIG
14 VSET
DDR_TSENP1 15 R218
TSENP

VTRACK

CP23

CP25
AGND-1
AGND-2
DDR_TSENN1 19 26 DDR_VSENP C49 C0.01u25X4 2.2R/8
TSENN VSENP

5
DGND
8 24 DDR_VSENN

DSS
SYNC VSENN DDR_VCOMP C56 C100p50N DDR_LG1 DDR_LG1
VCOMP 25 4 4
3 3
PV3205Q 2 2 C171

1
13

32

29
33

X_COPPER

X_COPPER
[6,50,56,57,58] APU_AM4R1 D7 S-LRB520S DDR_VR_EN close to DIMM side 1 1 C1000p50X4
R249 100R/4 VCC_DDR
R78 0R0402 DDR_VR_EN 3.12V DDR_VSENP R63 0R0402 VDDIO_MEM_S3_SENSE [6] N-PK632BA_PDFN8-HF N-PK632BA_PDFN8-HF
[22] SIO_VDDQ_EN
C DDR_VSENN R73 0R0402 VDDIO_MEM_S3_SENSE- [6] Q36 Q40 C
EN:VIH2V TP20 TP22
R245 100R/4 DDR_ISEN1P_R R905 412R1%/4 DDR_ISEN1P_C
EN pin Maximum:5.5V,RECOMMENDED:3.6V
close to DIMM side
DDR_ISEN1N_R R907 0R0402 DDR_ISEN1N_C

VCC3 C165 C0.1u50X6 DDR_PH1


U17 5VDIMM_IN

DDR_BOOT1_R R221 2.2R/8 DDR_BOOT1 1 8 DDR_UG1


R98 B00T UGATE

5
X_1KR/4 DDR_PWM1 2 7 DDR_PH1
PWM PHASE DDR_UG2 R169 0R/6 DDR_UG2_R 4
Output Disable 3 6 3
DDR_PWRGD OD# GND C123 C126
2
5VDIMM R213 0R/6 UP1959_VCC1 4 5 DDR_LG1 R181 1 C1u16X6 C10u6.3X6
VCC LGATE 10KR/4

GND
L6
Close to DDR PHASE1 XXX C162 C0.1u16X4 Q29 CH-0.22u40A2.4mS
UP1959 N-PK616BA_PDFN8-HF

9
DDR_PH2 1 2

CP24

CP26
R217
DDR_TSENP1 2.2R/8

5
B C159 C0.1u50X6 DDR_PH2 B
C

Q39 U16 DDR_LG2 DDR_LG2


4 4
B C73 3 3

X_COPPER

X_COPPER
C100p50N DDR_BOOT2_R R207 2.2R/8 DDR_BOOT2 1 8 DDR_UG2 2 2 C164
2N3904 B00T UGATE C1000p50X4
1 1
E

DDR_TSENN1 DDR_PWM2 2 7 DDR_PH2


PWM PHASE
Output Disable 3 6 N-PK632BA_PDFN8-HF N-PK632BA_PDFN8-HF
OD# GND
Q35 Q48
5VDIMM R201 0R/6 UP1959_VCC2 4 5 DDR_LG2
VCC LGATE DDR_ISEN2P_R R904 412R1%/4 DDR_ISEN2P_C
GND

C154 C0.1u16X4
UP1959 DDR_ISEN2N_R R906 0R0402 DDR_ISEN2N_C
9

VCC_DDR VCC_DDR

C196 C257 C254 C226 C204


EC20 EC18 EC23 EC26 EC14

1
C22u6.3X6

C22u6.3X6

C10u6.3X6

C10u6.3X6

C1u6.3X4

+
560u6.3SO

560u6.3SO

560u6.3SO

560u6.3SO

560u6.3SO
2

2
A A

MICRO-START INT'L CO.,LTD.


Title
DDR Power-PV3205Q
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 54 of 78
5 4 3 2 1
5 4 3 2 1

1.5V
VDDIO_AUDIO Circuit 0.25A

5VDUAL
3VSB
R529 10R/4 CPU_V_AUDIO_CNTL C456 C1u6.3X4 VDDIO_AUDIO

D R537 CPU_1P8 R530 X_0R/6 D

4
10KR/4 U49 CPU_V_1P5V R531 0R/6
1

VDD
POK
VOUT 6 CPU_V_1P5V
CPU_V_AUDIO_EN 2 EN
3 C464 R536
3VSB VIN C560p50X4 10KR1%/4
C545 7 CPU_V_AUDIO_FB

GND

GND
FB
C0.1u16X4 5 NC
C459 C453
C10u6.3X6 GS7133SO-R_PSOP8-HF R535 C22u6.3X6

9
VFB=0.8 11.3KR1%/4

AVL: I31-3730S02-N62

C C

B B

A A

MICRO-START INT'L CO.,LTD.


Title
CPU Power Audio-GS7133
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 55 of 78
5 4 3 2 1
5 4 3 2 1

FOR CPU 1.8V S0 VCC5

2.0A
VCC5

L27
30L3A-15_0805-RH
R479
10KR/4 C430 C0.1u16X4 SN:L01-0107108-C08
VCC5
2147_MODE2 C434 C22u6.3X6 CPU_1P8

OCP:4A
L17
U42 1.0u5.5A-35_1210
D R469 8 1 CPU_1P8_PHASE D
C423 R472 VIN-1 SW-1
X_10KR/4 13 VIN-2 SW-2 9
C0.1u16X4 X_47KR/4
CPU_1P8_EN 5 EN R448
OUT 2 CPU_1P8

C372 C22u6.3X6

C377 C22u6.3X6

C387 C0.1u16X4
7 PG 1KR1%/4

2147_MODE2 6 3 CPU_1P8_FB
MODE/VCON FB
VFB=0.6
R449
CPU_1P8 C394 C330p50X4 4 12 499R1%0402
Ramp GND
MP2147GD-Z_QFN12

[6,50,54,57,58] APU_AM4R1 D21 S-LRB520S CPU_1P8_EN

CP8 X_COPPER CPU_1P8_FB_R [72]


ATX_5VSB
VCC5
to : NCT3933U
R379
47KR/4 R451
2.2K/4
Q152
NN-2N7002D
C352 X_C1u6.3X4 G2 D2 CPU_1P8_EN

C Q77 D1 C
[57] CPU_VDDP_EN
NN-2N7002D S2 R445
[6,22,36,40,49,50,51] SLP_S3# G2 D2 G1 3.3KR1%/4 C357
C0.1u16X4
D1

S1
S2
[54,68] DDR_PWRGD G1
S1

DDR_PWRGD --> CPU_VDDP_EN


DDR_PWRGD --> CPU_1P8

FOR CPU 1.8V S5


0.5A 3VSB

5VDUAL
3VSB
R628 10R/4 CPU_1P8_VSB_CNTL C637 C1u6.3X4
R506
47KR/4

OCP:3.8A
B R637 CPU_1P8_S5 B
4

10KR/4 U88
1
VDD

[68] CPU_1P8_VSB_PG POK


VOUT 6
CPU_1P8_VSB_EN 2 EN C638
3 C560p50X4 R627
3VSB VIN 1KR1%/4
C630 7 CPU_1P8_VSB_FB
GND

GND

FB
C0.1u16X4 5 NC
C490 C639 C614
C10u6.3X6 GS7133SO-R_PSOP8-HF R636 C22u6.3X6 C0.22u6.3X4
8

VFB=0.8 787R1%0402

AVL: I31-3730S02-N62

A A

MICRO-START INT'L CO.,LTD.


Title
CPU Power 1P8V-MP2147
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 56 of 78
5 4 3 2 1
5 4 3 2 1

(VDDP is only used for AMD Family 15h Models 60h-6Fh processors) Bristol Ridge TYPE0
Change by layout

CPU_VDDP_S0 1.05V/0.9 OCP=13.03A


+12V
Change by layout

R406
9.09KR1%
EN:VIH1.6V S0:8.5A +12V

CPU_VDDP_EN R494
10R/8
R418 VCC5
2015.07.14 update to 0603
D 3.16KR1%/4 C389 U41_VCC C429 C1u16X6 D
C0.1u16X4 EN:VIH1.6V
R437 EN pin Maximum:6.5V

5
10KR/4 U41
CPU_VDDP_EN 7 1 CPU_VDDP_BOOT1 R484 0R/6 C440 C0.1u50X6 CPU_VDDP

VCC
EN BOOT
CPU_VDDP_EN:3.09V
8 3 CPU_VDDP_PH1
[58] CPU_VDDP_PG PGOOD PHASE
CPU_VDDP_REFOUT 10 2 CPU_VDDP_UG1 R420
REFOUT UGATE
10R1%4
4 CPU_VDDP_LG1
C426 R453 LGATE/OCSET
C1000p50X4 768R1%4 9 6 CPU_VDDP_FB R438 1KR1%/4 CPU_VDDP_SENSE_R R421 0R/4

GND
REFIN FB CPU_VDDP_SENSE [6]
FB:0.8V
C399 X_C0.1u16X4
CPU_VDDP_REFIN RT8125EGQW_WDFN10-HF

11
R450
3.32KR1%/4
C374
C1000p50X4

AM4_CPU_SEL Vout = Vref * (1 +(R1/R2))


0:Type 0/1 =>1.053V R463 = 0.8 * (1 +(1K/3.16K))
Q72
1:Type 2/3 =>0.9V NN-2N7002D
4.53KR1%/4 = 1.05V
[72] CPU_VDDP_OV CP35 X_COPPER
[6,38,39,58,66] TYPE1_CPU_SEL G2 D2
Vout = Vref * (1 +(R1/R2))
C D1 C
[16] PM_GPIO_R9 = 0.684 * (1 +(1K/3.16K))
S2
G1 = 0.9V
Irms = Iout * SQRT((Vout/Vin) * (1 - (Vout/Vin)))
PM_GPIO_R9
S1

1:Type 0/1 1.05V


0:Type 2/3 0.9V

CHOKE14
CH-0.47u5A21mS-HF
TYPE0_CPU_SEL: CPU_VDDP_EN: 12VCC_IN 1 2 +12V
1:TYPE 0 0:TYPE 2
0:TYPE 2 Q92 1:TYPE 0

1
NN-2N7002D

+
[6,58] TYPE0_CPU_SEL G2 D2 CPU_VDDP_EN C461 C262 EC21 C446
CPU_VDDP_EN [56] C1u16X6 C22u16X8 270u16SO C0.1u16X4

2
5
VDDP_SEL D1
S2 VDDP_SEL CPU_VDDP_UG1 R508 0R/6 CPU_VDDP_UG1_R 4
[6,38,39,58,66] TYPE1_CPU_SEL G1 3
2
TYPE1_CPU_SEL: 1
S1

0:TYPE 0
1:TYPE 2 R500
X_10KR/4 N-PK616BA_PDFN8-HF
CHOKE13 CPU_VDDP
Q97 1.05V,8.5A
1.0u15A7.5mS-HF
CPU TYPE TYPE1_CPU_SEL TYPE0_CPU_SEL EN CPU_VDDP_PH1 1 2

5
B R482 B
BR 0 0 1 O

1
CPU_VDDP_LG1 X_2.2R/8

+
4
3 C334 C425 C550 EC31 EC32
NA 0 0 O 2 snubber C1u6.3X4 C22u6.3X6 C22u6.3X6 560u6.3SO 560u6.3SO

2
OCPSET:min 5Kohm 1
R475 C437
SR 2 1 1 X OCP 5.1KR1%0402 X_C3300p50X4
N-PK632BA_PDFN8-HF
=(R475*10uA)/DCR Q96
RV/ZP 3 1 0 O =(5.1k*10uA)/3.3m
=15.45A Place under CPU

1.05V/0.9 FOR VCCP_NBVSB S5


CPU_VDDP_S5 S5:1A NB 0.2A
0.9A default:0.775V,0.2A
3VSB 5VDUAL
VDDP_VSB_VIN
ATX_5VSB VDDP_VSB_FB VDDP_VSB_EN
L43
R909 R936 30L3A-15_0805-RH
2.2KR1%4 ENABLE HIGH:1.2V X_10KR/4
SN:L01-0107108-C08 CPU_VDDP_S5 R514 R490 D
Q160
Q95 [50,66] 3VSB_ENR G
VDDP_VSB_EN VDDP_VSB_EN:3.09V 47KR/4 3.83KR1%/4 S 2N7002
C439 C22u6.3X6 U55 L42 NN-2N7002D
A
1.0u5.5A-35_1210 C522 C0.1u16X4 G2 D2 A
R781 C460 VDDP_VSB_VIN 2 3 VDDP_VSB_PHASE
3.3KR1%/4 VDDP_VSB_EN VIN SW
C0.1u16X4 8 EN OUT 5 D1
PGND
AGND

VDDP_VSB_PG 1 7 S2 防G3-->S5底下5VSBDRV2瞬間有電變沒電,使得下一級電壓爬升有drop
[68] VDDP_VSB_PG PG FB R811 TYPE1_CPU_SEL
Internal Pull-Up 500K G1
1KR1%/4 C412 C421 C427
MP2143DJ C22u6.3X6 C10u6.3X6 C0.22u6.3X4 AM4_CPU_SEL
4
6

S1
[6,50,54,56,58] APU_AM4R1 D28 S-LRB520S VDDP_VSB_EN
VDDP_VSB_FB
0:Type 0/1 MICRO-START INT'L CO.,LTD.
1:Type 2/3 Title
R784 CPU Power VDDP-RT8125E
2KR1%/4
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 57 of 78
5 4 3 2 1
5 4 3 2 1

CPU POWER CONNECTOR VRM_Enable circuit

MEC1
+12VIN 12VIN
CHOKE1
CPU_PWR1 CH-0.22u55A0.39m
1 5 1 2
For Vcore For NB
+12V
GND
2 6
+12V +12V +12V
GND

CP52

CP51
3 7
GND

4 8 ATX_5VSB +12VIN
GND

[6,50,54,56,57] APU_AM4R1 D10 S-LRB520S

1
PWRCONN8P_GRAY EC10 EC28 EC16 EC1

+
D D
270u16SO 270u16SO 270u16SO 270u16SO VCC3 VR2
VCC3

X_COPPER

X_COPPER
VR10 9.1KR1%0402

2
VQ2
47KR/4
MEC1

NN-2N7002D
VR1 G2 D2 35201_EN 35201_EN [59]
CPU_PWR2 VR183 Ib=(3.3-0.7)/10k=0.26mA 4.7KR/4
10KR/4 D1
12VIN_CS_N VQ9 VR3 VC2
GND

12V

2 4 S2
IR35201_EN_R 2 6 VR27 100R/4 G1 3KR1%0402 C0.1u16X4
1
12VIN_CS_P VR67 1KR/4 3 IR35201_EN_R
GND

12V

1 3 Irms = Iout * SQRT{D/N- (D)^2]} CPU_1P8 5

S1
4 Ib=(3.3-0.2)/10k=0.31mA
IC=(1.8-0.7)/1k=1.1mA VC1 VC9 12*(3/12.1)=2.975V >1V
For Vcore For SOC VC68 NN-CMKT3904 C2.2u6.3X4 C100p50N
PWRCONN4P_GRAY C0.1u16X4 Make sure +12VIN
connector plug in

+12VIN

C25 TYPE0_CPU_SEL: CPU_VDDP_EN:


C0.1u16X4 1:TYPE 0 0:TYPE 2
0:TYPE 2 Q126 1:TYPE 0
NN-2N7002D
[6,57] TYPE0_CPU_SEL G2 D2
C C
Close Power Connector VDDP_SEL1 D1
D
VQ1 S2 VDDP_SEL1
[57] CPU_VDDP_PG G

S 2N7002 [6,38,39,57,66] TYPE1_CPU_SEL G1


Vgs<+/-8V
TYPE1_CPU_SEL:

S1
0:TYPE 0
1:TYPE 2

CPU TYPE TYPE1_CPU_SEL TYPE0_CPU_SEL

BR 0 0 1

NA 0 0

UP6273 CURRENT SENSE


CPU VDDP NOT SUPPORT TYPE2 SR 2 1 1

RV/ZP 3 1 0

VCC5

+12VIN
U14
R442 UP6273AMT8
B B
2.2R

C402 C0.1u16X4 UP6273_VCC 1 8 UP6273_VCC12 R516 10R/8 35201_EN


VCC VIN

C283 ATX_5VSB G
D
Q34
1u16X/6 S 2N7002

ATX_5VSB R519 10K/4 UP6273_FLAG# 3 7 12VIN_CSP_R


FLAG# CSP R435
6 12VIN_CSN_R 47K/4
CSN Q25
G2 D2 FAULT#_VRD R436 0R/4
PWR_FAULT# [67]
2 5 UP6273_FLAG#_G D1
DLY IMON 6273_IMON [72]
S2
GND

Rmon UP6273_FLAG# G1
C381 R447 C356
C0.01u50X04 5.1K/1%/4 1000p50X NN-2N7002D
4

S1
12VIN_CS_P R10 6.49KR1%0402 12VIN_CSP R151 0R 12VIN_CSP_R

A A
C339 C336
X_1u/16V/6 C0.1u16X4

12VIN_CS_N R191 62R1%0402 12VIN_CSN_R

Rcsn
MICRO-START INT'L CO.,LTD.
C347 Title
C0.1u16X4 Default 37.4A CPU Power Connector/UP6273
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 58 of 78
5 4 3 2 1
5 4 3 2 1
Note:VID Override Circuit
Vcore: ICC Max 125A SOC: ICC Max 75A
VCC3 3VSB
BOOT VOLTAGE

LL: 1.3 mohm LL: 2.1 mohm

VR48

VR52
Pre_PWROK
Metal VID V35201
SVC SVD
0 0 1.1 CPU_1P8
Close IC
OCP: 180A OCP: 100A

0R/6

X_0R/6
0 1 1.0
1 0 0.9 VC21 C1u6.3X6
1 1 0.8 VC22 C0.1u16X4

VR25 X_1KR/4

VR30 X_1KR/4

VR18 1KR/4

VR7

38
VU1

X_2.2K/4
D D

VCC
12VIN VR14 13K/1%/4
design check VR6 1KR1%/4
VC5 C0.1u16X4 14 28 VCROE_PWM1 [60]
VR26 0R0402 VRM_SVC VINSEN PWM1
[6] APU_SVC
VR35 0R0402 VRM_SVD VR11 0R0402 VCORE_ISEN1_R VR24 909R1%0402
[6] APU_SVD
VR23 0R0402 VRM_SVT
8 I_IN VIN ISEN1 54
VC10
VCORE_ISEN1 [61]
[6] APU_SVT
[6] APU_PWROK VR8 0R0402 VRM_POK C1u16X4
IRTN1 55 VCORE_IRTN1 [61]
VR28 X_220R

VR31 X_220R

VR19 X_220R
[58] 35201_EN 35201_EN VR33 0R0402 VRMEN 21 EN
Phase 1 close to CPU power pin.
VRM_POK 12 EN_L2/PWROK/CAT_FLT
PWM2 29 VCROE_PWM2 [60]
VRM_VRDY VR20 0R0402 VRDY1 11 52 VCORE_ISEN2_R VR29 909R1%0402
[68] VRM_VRDY VRDY1 ISEN2 VCORE_ISEN2 [61]
VC11
VR21 0R0402 VRDY2 4
Ctrl C1u16X4
VRDY2
IRTN2 53 VCORE_IRTN2 [61]
VR34 10KR/4 VR_HOT# 20
[6,22] PROCHOT# VRHOT_ICRIT#
PWM3 30 VCROE_PWM3 [60]
VR9 10KR/4 VRM_VRDY VCORE_ISEN3_R VR32 909R1%0402
VCC3 Loop 1 ISEN3 50
VC12
VCORE_ISEN3 [62]

[6,10,24,28,40,48,54,71,72] SCLK0 VR43 0R0402 SCLK_35201 25 C1u16X4


VR38 1KR/4 VR_HOT# VR41 0R0402 SDATA_35201 SM_CLK
V35201 [6,10,24,28,40,48,54,71,72] SDATA0 24 SM_DIO IRTN3 51 VCORE_IRTN3 [62]
VR40 4.7KR/4 SMBALERT_35201 23
SMB
V35201 SM_ALERT#
PWM4 31 VCROE_PWM4 [60]
JSMB1 VR37 845R/1%/4 SM_ADDR 22
SCLK0 SDATA0 VC14 C0.01u25X4 ADDR_PROT VCORE_ISEN4_R VR36 909R1%0402
1 2 ISEN4 48 VCORE_ISEN4 [62]
C 3 VC13 C
C1u16X4
H2X2[4]M_BLACK-RH 49
IRTN4 VCORE_IRTN4 [62]
VRM_SVC 18
VRM_SVD SV_CLK
19 SV_DIO PWM5 32 VCROE_PWM5 [60]
VC19 C22p50N4 SCLK_35201 VRM_SVT 17
SVID 46 VCORE_ISEN5_R VR39 909R1%0402
SV_ALERT#/SVT ISEN5 VCORE_ISEN5 [63]
VC17 C22p50N4 SDATA_35201 VC15
CPU_1P8 VR16 10R/4 SV_ADDR 16 C1u16X4
VC3 C0.01u25X4 SV_ADDR/VDDIO
IRTN5 47 VCORE_IRTN5 [63]

Close to PWM6 33 VCROE_PWM6 [60]


PWM 1 VCORE_ISEN6_R VR15 909R1%0402
ISEN6 VCORE_ISEN6 [63]
Close to MOSFET VC4
R70 0R0402 TSEN1 V35201 VR47 4.7KR/4 PIN_ALERT# 26 C1u16X4
PIN_ALERT#
IRTN6 56 VCORE_IRTN6 [63]
Close IC Close IC
RT4 R48 VC6 C1u16X4 10 2 VCORE_RCSP VR22 9.1KR1%0402
47KRT1% 13KR1%0402 C46 CFILT RCSP
C0.1u16X4 VC8 VR13 RT3 RT close to Choke
C27p50N/4 9.1KR1%0402 47KRT1%
CP1 3 VCORE_RCSM VR12 9.1KR1%0402
RCSM
X_COPPER VCORE VR5 100R1%4
Close to 9 TSEN1
VR17 0R0402 VSEN_CORE TSEN1
[6] VDDCR_CPU_SENSE+ 5
PWM VSEN
B VC7 B
Close to MOSFET PWM8/PWM1_L2 35 VNB_PWM1 [60]
R105 0R0402 TSEN2 Diff pair C3300p50X4
42 VNB_ISEN1_R VR45 1.5KR1%0402
ISEN8/ISEN 1_L2 VNB_ISEN1_1 [64]
VR68 0R0402 VRTN_CORE 6 VC18 VR46 1.5KR1%0402
[6] VDDCR_CPU_SENSE- VRTN VNB_ISEN1_2 [64]
Close IC C1u16X4
RT1 R107 VR4 100R1%4
47KRT1% 13KR1%0402 C77
VSEN IRTN8/IRTN 1_L2 43 VNB_IRTN1 [64]
C0.1u16X4
VCCP_NB VR54 100R1%4 34 VNB_PWM2 [60]
CP2 PWM7/PWM2_L2
VR69 0R0402 VSEN_SOC VNB_ISEN2_R VR44 1.5KR1%0402
X_COPPER
[6] VDDCR_SOC_SENSE+ 37 VSEN_L2 Loop 2 ISEN7/ISEN 2_L2 44
VC16 VR42 1.5KR1%0402
VNB_ISEN2_1 [65]
VNB_ISEN2_2 [65]
VC23 C1u16X4
Diff pair C3300p50X4 45
IRTN7/IRTN 2_L2 VNB_IRTN2 [65]
VR70 0R0402 VRTN_SOC 36 Close IC
[6] VDDCR_SOC_SENSE- VRTN_L2
Close IC 40 VNB_RCSP VR49 36.5KR1%0402
VR53 100R1%4 RCSP_L2
VC20 VR51 RT2 RT close to Choke
C18p50N0402 15KR1%0402 47KRT1%
39 VNB_RCSM VR50 36.5KR1%0402
RCSM_L2
Close CPU
27 TSEN2
TSEN2/VAUXSEN
NC-1
NC-2
NC-3
NC-4

GND

0x26:RH=18K,RL=13K
IR35201-R4
7
13
15
41

57

VR53 VR54 VC20 VR58 VR57 VR59 VR60


A
SMB Address: 0X70 A
Default Temp 6.49k 10k 100p X 0R X 0R
VAUXSEN 5.76k 1k 0.01u 0R X 0R X

MICRO-START INT'L CO.,LTD.


Title
CPU Power-IR35201 6+4 Phase
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 59 of 78
5 4 3 2 1
5 4 3 2 1

Table for IR3598 Table for IR3598


CPU_CORE Driver IC Function Mode PWM Mode Phase Mode CPU_SOC Driver IC Function Mode PWM Mode Phase Mode

0 1 IR ATL Dual 0 1 IR ATL Dual

1 1 IR ATL Doubler 1 1 IR ATL Doubler

0 0 Tri-State Dual 0 0 Tri-State Dual


D D

1 0 Tri-State Doubler 1 0 Tri-State Doubler

VCC5

VDRV VR61 0R/6 +12VIN


VC33 C1u16X4
VC34 VCC5
C0.1u16X4

11

3
VU4 VDRV VC28 C1u16X4
VC31

VCC

VDRV
15 VCCP_UG4 [62] C0.1u16X4
VCROE_PWM4 HG1
[59] VCROE_PWM4 13 PWM1

11
SW1 16 VCCP_PH4 [62]

3
[59] VCROE_PWM3 VCROE_PWM3 8 VU3
PWM2 VCCP_BOOT4 VR60 2.2R/8 VC32 C0.1u50X6
1

VCC

VDRV
BOOT1
HG1 15 NB_UG1_1 [64]
VCC5 9 EN LG1 14 VCCP_LG4 [62] [59] VNB_PWM1 13 PWM1
SW1 16 NB_PH1_1 [64]
2 MODE 8 PWM2
1 NB_BOOT1_1 VR58 2.2R/8 VC26 C0.1u50X6
BOOT1
12 FUNCTION HG2 6 VCCP_UG3 [62]
VCC5 9 EN LG1 14 NB_LG1_1 [64]
SW2 5 VCCP_PH3 [62]
17 GND 2 MODE
4 VCCP_BOOT3 VR62 2.2R/8 VC35 C0.1u50X6
C BOOT2 C
10 NC VCC5 12 FUNCTION HG2 6 NB_UG1_2 [64]
LG2 7 VCCP_LG3 [62]
SW2 5 NB_PH1_2 [64]
17 GND
IR3598MTRPBF_QFN16-HF 4 NB_BOOT1_2 VR59 2.2R/8 VC27 C0.1u50X6
BOOT2
10 NC
LG2 7 NB_LG1_2 [64]
VCC5
IR3598MTRPBF_QFN16-HF

VDRV VC37 C1u16X4


VC38
C0.1u16X4 VCC5
11

VU5
VDRV VC29 C1u16X4
VDRV
VCC

15 VCCP_UG2 [61] VC30


HG1 C0.1u16X4
[59] VCROE_PWM2 13 PWM1
SW1 16 VCCP_PH2 [61]

11
[59] VCROE_PWM1 8 PWM2

3
1 VCCP_BOOT2 VR63 2.2R/8 VC36 C0.1u50X6 VU2
BOOT1

VCC

VDRV
VCC5 9 EN LG1 14 VCCP_LG2 [61] HG1 15 NB_UG2_1 [65]
[59] VNB_PWM2 13 PWM1
2 MODE SW1 16 NB_PH2_1 [65]
8 PWM2
12 6 VCCP_UG1 [61] 1 NB_BOOT2_1 VR57 2.2R/8 VC25 C0.1u50X6
FUNCTION HG2 BOOT1
B B
SW2 5 VCCP_PH1 [61] VCC5 9 EN LG1 14 NB_LG2_1 [65]
17 GND
4 VCCP_BOOT1 VR64 2.2R/8 VC39 C0.1u50X6 2
BOOT2 MODE
10 NC
LG2 7 VCCP_LG1 [61] VCC5 12 FUNCTION HG2 6 NB_UG2_2 [65]

SW2 5 NB_PH2_2 [65]


IR3598MTRPBF_QFN16-HF 17 GND NB_BOOT2_2 VR56 2.2R/8 VC24 C0.1u50X6
BOOT2 4
10 NC
LG2 7 NB_LG2_2 [65]
VCC5

IR3598MTRPBF_QFN16-HF

VDRV VC41 C1u16X4


VC42
C0.1u16X4
11

VU6
VCC

VDRV

HG1 15 VCCP_UG5 [63]


[59] VCROE_PWM5 13 PWM1
SW1 16 VCCP_PH5 [63]
[59] VCROE_PWM6 8 PWM2
1 VCCP_BOOT5 VR65 2.2R/8 VC40 C0.1u50X6
BOOT1

VCC5 9 EN LG1 14 VCCP_LG5 [63]

A 2 MODE A

12 FUNCTION HG2 6 VCCP_UG6 [63]

SW2 5 VCCP_PH6 [63]


17 GND
4 VCCP_BOOT6 VR66 2.2R/8 VC43 C0.1u50X6
BOOT2
10 NC
7 VCCP_LG6 [63]
MICRO-START INT'L CO.,LTD.
LG2 Title

IR3598MTRPBF_QFN16-HF
CPU Power IR3598
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 60 of 78
5 4 3 2 1
5 4 3 2 1

D D

12VIN

5
C
[60] VCCP_UG1 VCCP_UG1 R259 0R/6 VCCP_UG1_R 4 C220 C96 C
3 C1u16X6 C10u16X8
2
1
R260
10KR/4
Q52
N-PK616BA_PDFN8-HF CHOKE9
CH-0.22u55A0.39m
[60] VCCP_PH1 VCCP_PH1 1 2 VCORE

CP29

CP30
5

5
R267 VCORE
[60] VCCP_LG1 VCCP_LG1 4 4 2.2R/8
3 3
2 2 EC27 1+ 2 560u6.3SO

X_COPPER

X_COPPER
1 1
C253 EC25 1+ 2 560u6.3SO
C1000p50X4
Q51 Q53 EC19 1+ 2 560u6.3SO
N-PK632BA_PDFN8-HF N-PK632BA_PDFN8-HF
EC15 1+ 2 560u6.3SO

EC13 1+ 2 560u6.3SO
[59] VCORE_ISEN1
EC17 1+ 2 560u6.3SO

[59] VCORE_IRTN1 EC22 1+ 2 560u6.3SO

EC11 1+ 2 560u6.3SO
B B

12VIN
5

[60] VCCP_UG2 VCCP_UG2 R242 0R/6 VCCP_UG2_R 4 C175 C179


3 C1u16X6 C10u16X8
2
1

R250
10KR/4 Q46
N-PK616BA_PDFN8-HF CHOKE8
CH-0.22u55A0.39m
[60] VCCP_PH2 VCCP_PH2 CP27
1 2 VCORE

CP28
5

R252
[60] VCCP_LG2 VCCP_LG2 4 4 2.2R/8
3 3
2 2
X_COPPER

X_COPPER
1 1
A
C198 A
C1000p50X4
Q43 Q47
N-PK632BA_PDFN8-HF N-PK632BA_PDFN8-HF

[59] VCORE_ISEN2 MICRO-START INT'L CO.,LTD.


Title
[59] VCORE_IRTN2 CPU Power Phase 1-2
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 61 of 78
5 4 3 2 1
5 4 3 2 1

D
12VIN D

5
[60] VCCP_UG3 VCCP_UG3 R203 0R/6 VCCP_UG3_R 4 C146 C100
3 C1u16X6 C10u16X8
2
1
R210
10KR/4
Q37
N-PK616BA_PDFN8-HF CHOKE7
CH-0.22u55A0.39m
[60] VCCP_PH3 VCCP_PH3 1 2 VCORE

CP21

CP22
5

5
R224
[60] VCCP_LG3 VCCP_LG3 4 4 2.2R/8
3 3
2 2

X_COPPER

X_COPPER
1 1
C173
C1000p50X4
N-PK632BA_PDFN8-HF N-PK632BA_PDFN8-HF
Q33 Q38

C C
[59] VCORE_ISEN3

[59] VCORE_IRTN3

12VIN
5

[60] VCCP_UG4 VCCP_UG4 R132 0R/6 VCCP_UG4_R 4 C98 C155


3 C1u16X6 C10u16X8
2
1
R138
10KR/4
Q26
N-PK616BA_PDFN8-HF CHOKE6
CH-0.22u55A0.39m
B VCCP_PH4 B
[60] VCCP_PH4 1 2 VCORE

CP19

CP20
5

R164
[60] VCCP_LG4 VCCP_LG4 4 4 2.2R/8
3 3
2 2

X_COPPER

X_COPPER
1 1
C139
C1000p50X4
N-PK632BA_PDFN8-HF N-PK632BA_PDFN8-HF
Q23 Q28

[59] VCORE_ISEN4

[59] VCORE_IRTN4

A A

MICRO-START INT'L CO.,LTD.


Title
CPU Power Phase 3-4
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 62 of 78
5 4 3 2 1
5 4 3 2 1

12VIN

5
[60] VCCP_UG5 VCCP_UG5 R283 0R/6 VCCP_UG5_R 4 C266 C281
D 3 C1u16X6 C10u16X8 D
2
1
R293
10KR/4
Q58
N-PK616BA_PDFN8-HF CHOKE10
CH-0.22u55A0.39m
[60] VCCP_PH5 VCCP_PH5 1 2 VCORE

CP31

CP32
5

5
R300
[60] VCCP_LG5 VCCP_LG5 4 4 2.2R/8
3 3
2 2

X_COPPER

X_COPPER
1 1
C291
C1000p50X4
Q57 Q59
N-PK632BA_PDFN8-HF N-PK632BA_PDFN8-HF

[59] VCORE_ISEN5

[59] VCORE_IRTN5

C C

12VIN
5

[60] VCCP_UG6 VCCP_UG6 R326 0R/6 VCCP_UG6_R 4 C302 C273


3 C1u16X6 C10u16X8
2
1
R331
10KR/4
Q67
N-PK616BA_PDFN8-HF CHOKE11
CH-0.22u55A0.39m
[60] VCCP_PH6 VCCP_PH6 1 2 VCORE

CP33

CP34
5

R348
[60] VCCP_LG6 VCCP_LG6 4 4 2.2R/8
3 3
2 2

X_COPPER

X_COPPER
1 1
C314
C1000p50X4
Q70 Q63
N-PK632BA_PDFN8-HF N-PK632BA_PDFN8-HF
B B

[59] VCORE_ISEN6

[59] VCORE_IRTN6

A A

MICRO-START INT'L CO.,LTD.


Title
CPU Power Phase 5-6
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 63 of 78
5 4 3 2 1
5 4 3 2 1

D D

12VIN

5
C9 C786
[60] NB_UG1_1 NB_UG1_1 R45 0R/6 NB_UG1_1_R 4 C1u16X6 C10u16X8
3
2
1
R29
10KR/4
Q3
N-PK616BA_PDFN8-HF CHOKE2
C CH-0.22u55A0.39m C
[60] NB_PH1_1 NB_PH1_1 2 1 VCCP_NB

CP14

CP18
5
R72
[60] NB_LG1_1 NB_LG1_1 4 2.2R/8
3
2

X_COPPER

X_COPPER
1
C48
C1000p50X4
Q10
N-PK632BA_PDFN8-HF

[59] VNB_ISEN1_1
VCCP_NB
[59] VNB_IRTN1

12VIN
EC3 1+ 2 C470u2.5SO-HF

EC4 1+ 2 C470u2.5SO-HF

EC5 1+ 2 C470u2.5SO-HF Cange by case.


5

EC6 1+ 2 C470u2.5SO-HF
[60] NB_UG1_2 NB_UG1_2 R44 0R/6 NB_UG1_2_R 4 C11 C787
B C1u16X6 C10u16X8 B
3
2
1
R34
10KR/4
Q4
N-PK616BA_PDFN8-HF CHOKE3
CH-0.22u55A0.39m
[60] NB_PH1_2 NB_PH1_2 2 1 VCCP_NB
CP13

CP16
5

R55
[60] NB_LG1_2 NB_LG1_2 4 2.2R/8
3
2
X_COPPER

1
C45 X_COPPER
C1000p50X4
Q11
N-PK632BA_PDFN8-HF

[59] VNB_ISEN1_2

[59] VNB_IRTN1

A A

MICRO-START INT'L CO.,LTD.


Title
CPU Power NB Phase 1-2
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 64 of 78
5 4 3 2 1
5 4 3 2 1

12VIN

D D

5
[60] NB_UG2_1 NB_UG2_1 R41 0R/6 NB_UG2_1_R 4 C12 C785
3 C1u16X6 C10u16X8
2
1
R30
10KR/4
Q5
N-PK616BA_PDFN8-HF CHOKE4
CH-0.22u55A0.39m
[60] NB_PH2_1 NB_PH2_1 2 1 VCCP_NB

CP12

CP17
5
R65
[60] NB_LG2_1 NB_LG2_1 4 2.2R/8
3
2

X_COPPER

X_COPPER
1
C52
C1000p50X4
Q12
N-PK632BA_PDFN8-HF

[59] VNB_ISEN2_1
C C
[59] VNB_IRTN2

12VIN
5

[60] NB_UG2_2 NB_UG2_2 R42 0R/6 NB_UG2_2_R 4 C10 C784


3 C1u16X6 C10u16X8
2
1
R31
10KR/4
Q2
N-PK616BA_PDFN8-HF CHOKE5
CH-0.22u55A0.39m
[60] NB_PH2_2 NB_PH2_2 2 1 VCCP_NB

CP11

CP15
5

R59
[60] NB_LG2_2 NB_LG2_2 4 2.2R/8
B B
3
2
X_COPPER

X_COPPER
1
C54
C1000p50X4
Q13
N-PK632BA_PDFN8-HF

[59] VNB_ISEN2_2

[59] VNB_IRTN2

A A

MICRO-START INT'L CO.,LTD.


Title
CPU Power NB Phase 1-2
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 65 of 78
5 4 3 2 1
5 4 3 2 1

FOR VCCP_SOC
0.9A S5_MUX_CTRL Imdependence for High Classic model
HIGH:S0
LOW: S3/S5 3711VIN_1P8V 5VDUAL

H: +VDDCR_FCH_ALW will track VDDNB 3VSB C376 C10u6.3X6 C442 C1u16X4


L: If VDDCR_SOC<0.775V (OR 0.85V),VDDCR_SOC_S5 =0.775V.
If VDDCR_SOC >= 0.775V (OR 0.85V) , VDDCR_SOC_S5 will track VDDCR_NB VCCP_NB_S5
D D

6
R559 U39
100KR/4

VCNTL
VIN
4 VCCP_NB_S5
VOUT

[6] S5_MUX_CTRL 5 VREFSEL


C369 C363 C392 C385
5VDUAL PM_1P05_S5 R408 1KR/4 VREF1 3 8 X_C22u6.3X6 C22u6.3X6 C4.7u10X6 C4.7u10X6
VCCP_NB VREF1IN NC

VREF2 7 2
R590 R603 VREF2IN GND
PAD 9
47KR/4 2.94KR1%/4

Q84 C378 X_C0.1u16X4 vref1 NCT3711S_SOP8-HF


G2 D2 VREF2 C428 X_C0.1u16X4 VREF2
0.812V Q31
C615 X_C0.1u16X4 D1 NN-2N7002D
S2 R591 [6,38,39,57,58] TYPE1_CPU_SEL G2 D2 VREF2
3711VIN_1P8_PG G1 10KR1%/4
VREF1 D1
NN-2N7002D S2
S1

G1
TYPE1_CPU_SEL:

S1
0:TYPE 0
1:TYPE 2

CPU TYPE TYPE1_CPU_SEL TYPE0_CPU_SEL


C C

BR 0 0 1

NA 0 0

SR 2 1 1

RV/ZP 3 1 0
CPU VCCP_NB_S5 ONLY SUPPORT TYPE0

5VDUAL
3711VIN_1P8_VIN

3VSB

0.9A
R502 L20
2.2KR1%4 ENABLE HIGH:1.2V 30L3A-15_0805-RH
B B
3711VIN_1P8_EN 3711VIN_1P8_EN:3.09V SN:L01-0107108-C08
R501 C541 C22u6.3X6 L18 3711VIN_1P8V
X_10KR/4 U45 1.0u5.5A-35_1210

R780 3711VIN_1P8_VIN 2 3 3711VIN_1P8_PHASE


3.3KR1%/4 C738 3711VIN_1P8_EN VIN SW
8 EN OUT 5
PGND
AGND

C0.1u16X4 3711VIN_1P8_PG 1 7
PG FB R489
1KR1%/4 C523 C532
MP2143DJ C22u6.3X6 C0.22u6.3X4
4
6

3711VIN_1P8_FB
VFB=0.6
R488
3711VIN_1P8_EN 499R1%0402

[72] 3711VIN_1P8_OV R963 0R0402


D
[50,57] 3VSB_ENR G Q161
S 2N7002
OV SOCS5_1P8 first then VCC_NB

防G3-->S5底下5VSBDRV2瞬間有電變沒電,使得下一級電壓爬升有drop

A A

MICRO-START INT'L CO.,LTD.


Title
CPU Power NB Switch
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 66 of 78
5 4 3 2 1
8 7 6 5 4 3 2 1

ATX POWER CONNECTOR FRONT PANNEL


VCC5 SUS_LED
JPWR1
C778
R903 X_C0.1u16X
ATX_5VSB ATX_PWR1

25
330R
JFP1
13 1 For EMI

25
VCC3 3.3V 3.3V VCC3
R742 X_0R/4 C325 X_C0.1u16X4 HDD+ 1 2 PWR_LED
R361 C322 C0.1u16X4 HDD+ PLED PWR_LED
-12V 14 -12V 3.3V 2
10KR/4 C324 C0.1u16X4 C782 X_C0.1u16X4 IDE_LED 3 4 SUS_LED
Q193 HDD- SLED
D 15 GND GND 3 D
2N7002 5 6 PWSW+ R891 100R/4 C777
RESET- PWSW+ PWRBTIN [22,40]
[22,40] SIO_PSON# PS_ON# 16 4 X_C0.1u16X
P_ON 5V VCC5
D
S
C326 C0.1u16X4 R901 33R/4 RESET+ 7 8
G
[6,7,52,68] SYSREST# RESET+ PWSW-
C323 X_C0.1u16X4 17 5 R899 0R0402
GND GND [22] WDT#

1
VCC5 9
D18 C781 NC
18 GND 5V 6
ESD-SFI0402 VCC3
[58] PWR_FAULT#
19 7 R286 C0.1u16X4 H2X5[10]M_COLORS-RH
GND GND
4.7KR/4

2
R588 20 8 ATX_PWR_OK [22,36,50] PWSW+
-5V POK [72,74] PWSW+
47K/4 C271 X_C0.1u16X4 R876
VCC5 21 9 ATX_5VSB RESET+ 5.1K/1%/4
5V 5VSB [72] RESET+
C292 X_C0.1u16X4 C247 X_C0.1u16X4
22 5V +12V 10 +12V
ATX_5VSB Q146
23 11 C211 C0.1u16X4 R877 5.1K/1%/4 2 6
5V +12V [24] M.2_1_DAS
1
24 12 5 3 IDE_LED
GND 3.3V VCC3
4
PWRCONN24P C193 X_C0.1u16X4
NN-CMKT3904_SOT363-6-RH
VCC3

VCC3

VCC5 ATX_5VSB VCC3 VCC5 ATX_5VSB R872


上1K是解決航嘉200W(huntkey)power 5.1K/1%/4
supply的問題,加1K是為了不讓ATX_5VSB空載而產生震盪 R962
5.1K/1%/4
1

R264 Q145
+

C EC29 EC24 EC39 R295 1KR/4 R880 5.1K/1%/4 2 6 C


[6,14] SATA_LED#
470u6.3SO 100u16SO 470u6.3SO X_1KR/4 1 Q151
2

5 3 IDE_LED R961 5.1K/1%/4 2 6


[26] M.2_2_DAS
4 1
5 3 IDE_LED
NN-CMKT3904_SOT363-6-RH 4

NN-CMKT3904_SOT363-6-RH

TPM LED ( for NCT6795D)


VCC5
D47
1N4148S
3VSB A C JFP2
5VDIMM 1
JTPM1 Ib=(VCC3_SB-Vbe)/(R535) VCC5 2
TPM_LPCCLK0 1 2 VCC3 (3.3-0.95)/1K=2.35mA SPEAKER 3
[7] TPM_LPCCLK0 Ic=(5VDIMM-Vce)/R541
LPC_RST# 3 4 4
[7,22] LPC_RST# (5-0.2)/330=14.5mA
LPC_AD0 5 6 RN4 150R/8P4R
[7,22] LPC_AD0 LPC_SERIRQ [7,22] 3VSB
LPC_AD1 7 8 VCC5 R881 2 1 H1X4M_BLACK
[7,22] LPC_AD1 BIb>Ic
LPC_AD2 9 330R/6 R878 1KR/4 3VSB R806 4 3 C766
[7,22] LPC_AD2
LPC_AD3 11 12 10KR/4 6 5 C0.1u16X4
[7,22] LPC_AD3
LPC_LFRAME# 13 14 Q144 R1026 8 7 BUZZER_R
[7,22] LPC_LFRAME#
SUS_LED 6 2 R879 4.7KR/4 4.7KR/4 R1029 Q153

C
LED_VSB [22]
1 BEEP_R 0R0402 BEEP_Q 2 6 BUZZER_R
H2X7[10]M-2PITCH PWR_LED 3 5 R873 4.7KR/4 1 B SPKR_R R885 715R SPKR [6]
LED_VCC [22]
EMI 4 [22] CPU_BEEP R1032 BEEP 5 3 BEEP_R
B 0R0402 Q147 B
4

E
NN-CMKT3904_SOT363-6-RH R874 1KR/4 3VSB C770 2N3904
3VSB VCC3 NN-CMKT3904_SOT363-6-RH X_C0.1u16X4 C769
R890 C0.1u16X4
Ib=(VCC3_SB-Vbe)/R529
C633 C634 330R/6 (3.3-0.95)/1K=2.35mA
C0.1u16X4 C0.1u16X4 Ic=(5VDIMM-Vce)/R530
(5-0.2)/330=14.5mA

5VDIMM BIb>Ic

Voltage Mearsure Point Close to output of IC


X_Test_Point X_Test_Point X_Test_Point
VCORE 1 X_Test_Point VCC_DDR 1 VBAT1 1
C471 C22u6.3X6 CPU_CORE DRAM VBAT
CPU_1P8_S5 1 CPU_1P8_S5
X_Test_Point
X_Test_Point VPP25 1 DRAM_VPP
VCCP_NB 1 X_Test_Point
C470 C22u6.3X6 CPU_NB
CPU_VDDP_S5 1 X_Test_Point
CPU_VDDP_S5
VTT_DDR 1 DRAM_VTT
X_Test_Point
A CPU_VDDP 1 CPU_VDDP A
C469 C22u6.3X6
X_Test_Point
X_Test_Point PM_1P05 1 PROM_CORE
CPU_1P8 1 X_Test_Point
C466 C22u6.3X6 CPU_1P8V
CPU_V_1P5V 1 X_Test_Point
VDDIO_AUDIO
X_Test_Point PM_1P05_S5 1 PM_1P05_S5
1 GND
X_Test_Point X_Test_Point
MICRO-START INT'L CO.,LTD.
1 1 Title
VDDBT_RTC_DIS VDDBT_RTC PM_2P5V PROM_PHY
ATX/Front Panel
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 67 of 78
8 7 6 5 4 3 2 1
5 4 3 2 1

ALL POWER GOOD MUX


VCC3 VCC3
D D

R460 R461
4.7KR/4 4.7KR/4 VCC3

C411 C0.1u16X4

5
D22 X_S-LRB520S U40
[6,7,52,67] SYSREST# VCC
1 A

Y 4 ALL_PWR_PWRGD [6]
D23 X_S-LRB520S ALL_PWR_MUX 2
C [54,56] DDR_PWRGD B

GND
NC7SZ08M5X_SOT23-5

3
D24 S-LRB520S
D [22] CHIP_PWGD
R441
When you use external buffer
100KR/4
D [59] VRM_VRDY
D25 S-LRB520S then you cannot let APU PWR_GOOD pin float
in any sleep state.
D26 S-LRB520S
C [16,52] PM_PWRGD
If you're buffer use 3.3V_S0 and you need Pull-down 100K
[7,40] ALL_PWR_MUX
To SPI POK_CTRL# use. If you're buffer use 3.3V_S5 and you don't need PD.

D
R285 1KR/4 Q157
[22,71] CUT_VBAT G

S 2N7002
C C
2016.12.05 Add
C122
C1u6.3X4

S0 PG
S5 PG ATX_5VSB

VR55 RSMRST# [6,22]


47KR/4
VQ5
NN-2N7002D
D
G2 D2 Q150
[56] CPU_1P8_VSB_PG G

S 2N7002
NB_S5_PG D1
S2 NB_S5_PG
[57] VDDP_VSB_PG G1
B B
S1

A A

MICRO-START INT'L CO.,LTD.


Title
ALL LED Control
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 68 of 78
5 4 3 2 1
5 4 3 2 1

VCC5
AM4 APU Detect LED Circuit Debug LED VCC5 VCC5 VCC5

R248
R227 R240 1KR/4
VCC5
DEVICE
1KR/4 R233 1KR/4
VCC5
CPU
1KR/4

A
VCC5
DRAM VGA

A
A
R491 CPU_LED1 BOOT_LED1
1KR/4 LED_WHITE,20mA DRAM_LED1 VGA_LED1 LED_WHITE,20mA
LED_WHITE,20mA VCC3 R236 LED_WHITE,20mA
VCC3 R230 47KR/4 VCC5

DEBUG_DEVICE C
VCC3 47KR/4

C
D GPU_LED1 D

C
LED_WHITE,20mA R234 Q42

DEBUG_CPU
R228 Q41 4.7KR/4 G2 D2 DEBUG_VGA VCC3 R244
R225 4.7KR/4 G2 D2 DEBUG_DRAM 47KR/4
4.7KR/4 D1 Q45

C
D1 S2 NN-2N7002D
GPU_LED S2 [6] GPIO99_VGA G1 R241 G2 D2
D [6] GPIO98_DRAM G1 4.7KR/4
[6] GPIO97_CPU G VQ3 NN-2N7002D D1

S1
S 2N7002 NN-2N7002D S2

S1
R231 R238 [6] GPIO100_DEVICE G1
D
X_100KR/4 X_100KR/4
iGPU_LED Q121
[6] iGPU_LED G

S1
S 2N7002 R246
X_100KR/4
R601
10KR/4 GPIO
LED GPIO97 GPIO98 GPIO99 GPIO100
亮 GPI PULL HIGH GPO PO LOW GPO PO LOW GPO PO LOW
iGPU GPU_LED1 OFF GPO HIGH GPO HIGH GPO HIGH
dGPU GPU_LED1 Always ON 滅  GPO LOW (default HIGH) (default HIGH) (default HIGH)

DDR LED VCC5 VCC5


PCI Express LED Control VCC5 VCC5

R32 R35
C 1KR/4 1KR/4 R547 R544 C
330R 330R
A

A
PE2_LED_R PE2_LED_W

PCIE2 PCIE2
DIMM_LEDA1 DIMM_LEDA2

A
FADING_LED LED_WHITE,20mA FADING_LED LED_WHITE,20mA
PCIE2_LEDR PCIE2_LEDW
x16
Close to PCIE2
LED04-R-20mA2.4V x8
Close to PCIE2
LED_WHITE,20mA
R779
C

C
G

G
[12] DIMM1_HWDETECT DIMM1_LED [12] DIMM2_HWDETECT DIMM2_LED 10KR/4
S

S
D

D
Q104

C
G2 D2 PE2_RLED PE2_WLED_8
Q14 Q7 [6] PCIE2_16_EN
1

1
D4 2N7002 D2 2N7002 PE2_WLED_8 D1
ESD-SFI0402 ESD-SFI0402 S2 PCIE2_LED_FADING_16
[6] PCIE2_8_EN G1
2

2
NN-2N7002D

S1
R776
VCC5 VCC5 10KR/4 PCIE2_LED_FADING_8
Q106
FADING_LED G2 D2 PCIE2_LED_FADING_16

R36 R33 PCIE2_LED_FADING_8 D1


1KR/4 1KR/4 S2
FADING_LED G1
A

A
VCC5 NN-2N7002D

S1
DIMM_LEDB1 DIMM_LEDB2
FADING_LED LED_WHITE,20mA FADING_LED LED_WHITE,20mA
B R715 B

330R
C

C
G

G
DIMM3_LED DIMM4_LED VCC5
[13] DIMM3_HWDETECT [13] DIMM4_HWDETECT
S

S
D

D
PCIE4

A
Q8 Q6
1

1
PCIE4_LEDW
D3 2N7002 D1 2N7002 x8
Close to PCIE4
LED_WHITE,20mA R866
ESD-SFI0402 ESD-SFI0402 330R

PCIE6

A
2

C
PE4_LED PCIE6_LEDW
X4
Close to PCIE6
LED_WHITE,20mA

PCH LED Place under Heat-sink AMD AMP Detect LED


D
FADING_LED G Q108
S 2N7002

C
PE6_LED

VCC5 Q107
[6,20] X8_M_EN#
FADING_LED G2 D2
VCC5 VCC5 VCC5 VCC5
PE6_LED_C D1
R515 S2 PE6_LED_C
1KR/4 [26,27] M.2_2_CARD_DET G1
R789 R782 R775 R538
1KR/4 1KR/4 1KR/4 1KR/4 NN-2N7002D
A

S1
XMP_LED1
x16 x8 x4 X4_ENABLE# [21]
A

LED_WHITE,20mA
LED24 LED21 LED19 LED15
LED-WHITE-25mA LED-WHITE-25mA LED-WHITE-25mA LED-WHITE-25mA When M.2 PCIE & PCIE6 have device
A A

PCIE2 Red X X
at same time, LED can not turn on.
AMP_LED C
B

PCIE2 X White X
PM_LED

AMD_AMP D
Q99 MICRO-START INT'L CO.,LTD.
[6] AMD_AMP G

PCIE4 X White X
D
FADING_LED Q124 2N7002 Title
[22,35,70] FADING_LED G S

S 2N7002 ALL LED Control-1


R532
10KR/4 Size Document Number Rev

PCIE6 X X WhiteDate:
Custom MS-7A31..G 1.0
Tuesday, December 13, 2016 Sheet 69 of 78
5 4 3 2 1
5 4 3 2 1

LED Control by SIO

2016.08.02 Add

2016.07.06 Use TPS25944L JLED1 +12V_LED +12V_LED R_LED G_LED B_LED


+12V_LED 1
G_LED 2

1
U72 R_LED 3
D67 D65 D31 D66
D 9
TPS25944L 4
B_LED 4
C102 ESD-SFI0402-240 ESD-SFI0402-240 ESD-SFI0402-240 ESD-SFI0402-240 D
+12V IN1 OUT1 +12V_LED
10 5 H1X4M_BLACK C0.1u16X4
IN2 OUT2
11 6

2
C1084 IN3 OUT3 C275
12 IN4 OUT4 7
10u16X8 13 8 C1u16X
IN5 OUT5
1 DMODE
2 R1218 100KR/4 +12V_LED
PGOOD

+12V R1223 383KR1%/4 14 3 R1219 475KR/4 +12V_LED


R1224 8.25KR1%/4 EN/ULVO PGTH R1220 44.2KR1%/4

15 R_LED
OVP
18 20 12V_FLT R1037 100KR/4 +12V
dV/dT FLT#
19 17

GND

T
r
i
p
@
3
.
6
A
PAD
IMON ILIM Q142
D
R1226 R1225 [22] SIO_LED_R R853 0R/4 SIOLED_R G
0R0402 30.9KR1%/4 C1083 TPS25944L S

16

21
C390p50N/4 R1222 R1221 N-PM606BA
26.7KR1%/4 24.9KR1%/4 SIO_FADING

G_LED
2016.08.02 Modify

Q141
D
[22] SIO_LED_G R852 0R/4 SIOLED_G G

S
SIO_FADING N-PM606BA
SIO_FADING
C C
Q149 B_LED
D
FADING_LED 2016.08.02 Modify
[22,35,69] FADING_LED G

S
N-PM606BA
Q143
D
[22] SIO_LED_B R854 0R/4 SIOLED_B G

S
N-PM606BA
SIO_FADING

B B

A A

MICRO-START INT'L CO.,LTD.


Title
ALL LED Control-2
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 70 of 78
5 4 3 2 1
5 4 3 2 1

RTC & Clear CMOS Circuit VDDBT_RTC_DIS


VBAT
4.5uA
For RTC
R960 X_0R/4 R964 1KR/4 VBAT1
VDDBT_RTC_G
U67 BAT1
C1007 C0.22u6.3X4 VBAT R965 1KR/6 VBAT_R 1 2
1 5 C1010 C1u6.3X4

Y
Vin Vout BAT-2P-RH-1
4 Q154
NC CLRCMOS_EN R966 10KR/4 D60 RTC_CLK
2 GND EN 3 Z VCC3 G2 D2
D S-BAT54C VBAT D
GS7159S5 C1008 RTC_DATA D1
I31-7159S09-N03 C1u6.3X4 R391 2.2K/4 RTC_CLK S2 SCLK0

X
SIO_3VA R392 2.2K/4 RTC_DATA VCC3 G1

NN-2N7002D

S1
SDATA0

Q156
NN-2N7002D
G2 D2 CLRCMOS_EN
[22,68] CUT_VBAT
R987 1KR/4 D1 VBAT
VDDBT_RTC_DIS VBAT
S2 U80
R429 4.7K/4 G1 8 1 OSC1
R967 VCC X1
100K/4 VBAT R419 10KR/4 7 2 OSC2

S1
C1014 SQW/INTB# X2 C1011
C1u6.3X4 [6,10,24,28,40,48,54,59,72] SCLK0 R988 X_0R0402 RTC_CLK 6 3 R426 10KR/4 VBAT C1u6.3X4
SCL INTA#

[6,10,24,28,40,48,54,59,72] SDATA0 R989 X_0R0402 RTC_DATA 5 4


SDA GND
ATX_5VSB 1337AGDVGI8_MSOP8-RH

R433
1KR/4

C JBAT1 Q155 OSC2 C


1 NN-2N7002D
2 CLRCMOS G2 D2 CLRCMOS_EN

H1X2M_BLACK-RH VDDBT_RTC_DIS R986 1KR/4 D1 Y5


N31-1020151-H06 S2 2 1 OSC1
1

R200 4.7K/4 G1
R968 D61 32.768KHZ12.5p
100K/4 ESD-0402-L

S1
C1015
Main:D0G-2710510-I05 C1u6.3X4 C1013 C1012
2

AVL:D0G-2950500-SI0 C8.2p50N0402-HF C8.2p50N0402-HF

20160620 update

Clear CMOS button


1

CLR_CMOS1
2 3 CLRCMOS_EN
B B
4

SW-TACTB1_BLACK-RH-1

Function 2
By PM SPEC IN OUT
INPUT3
& INPUT4 OUTPUT2 OUTPUT3 VOUT
SIO_3VA
lowswitch EN
SIO_3VA C1343 C0.1u16X4
0 0 0 1 1 Default
U123
1

R1480
47K/4 1 0 1 1 0
VDD

R1441 0R/4 2 10 R1442 0R/4


(discharge)
[9] CPU_IN# INPUT0 OUTPUT0 SLP_S5# [6,22,36,40,50]
R1440 0R/4 3 6 R1443 0R/4
[6,22] PWRBTN# INPUT1 OUTPUT1 APU_SLP_S3# [6] 0 1 1 0 0
CPU TEST (discharge)
A
CASEOPEN# 1 1 1 0 0 A

TP30 4 INPUT2 OUTPUT2 9 TP32 (discharge)


TP31 8 INPUT3
NC_1
NC_2
NC_3
GND

SLG4R41485V MICRO-START INT'L CO.,LTD.


7

5
11
12

Title
RTC/Clear CMOS Circuit
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 71 of 78
5 4 3 2 1
5 4 3 2 1

OC Button 3VSB 3VSB


Power ON Button Reset Button
R892 R893 ATX_5VSB
300R/8 300R/8
POWER1 RESET1

A
BIOS Mode PWSW+ 1 2 PWSW+ RESET+ 1 2 RESET+
1 2 PWSW+ [67,74] [67] RESET+ 1 2
LED22 LED23 R868
LED04-R-20mA2.4V LED_WHITE,20mA 1KR0805 3 4 3 4
3 4 3 4
D H/W Mode Button_LED L1 L2 POWER_LED R869 1KR0805 L1 L2 POWER_LED D
L1 L2 VCC5 L1 L2

OC_LED_H C

OC_LED_B C
3VSB + - + -

SW-TACTB1_BLACK-RH-7 SW-TACTB1_BLACK-RH-8
POWER_LED
Q131
G2 D2
R786
D
47KR/4 D1 Q140
[22,33] ALL_LED_OFF# G

S2 S 2N7002
TURBO_LED_OFF# G1

NN-2N7002D

S1
blue change to Red

3VSB
TURBO_LED# Slow Mode VCC3

OC1A R807 10KR/4 OC_GPIO01


R813 10KR/4 OC_GPIO02
D
1 TURBO_LED_OFF# G Q129 R821 10KR/4 OC_GPIO03 R824
1 R829 10KR/4 OC_GPIO04 4.7KR/4
2 2 S 2N7002
3 R843 10KR/4 OC_GPIO05
3 JSLOW1
R861 10KR/4 OC_GPIO06
4 R860 10KR/4 OC_GPIO07 2 SLOW_MODE#
4 R859 10KR/4 OC_GPIO08
5 5 1

1
6 OC_LED1 R867 300R/8 3VSB
6 ATX_5VSB
H1X2M_BLACK-RH
C 8 7 TURBO_LED# D44 C
8 7 C734 C1u6.3X4 ESD-SFI0402
+ RED - C744 C0.1u16X4 3VSB

2
SW-ROTATIVE18P_BLACK-RH-1 U69
VCC5
20 15 5605_1_A2 R802 10KR0402
3VDD A2/GP15 5605_1_A1 R808 10KR0402
A1/GP16 16
[6,10,24,28,40,48,54,59,71] SCLK0 R857 0R0402 SCLK_NCT5605 1 17 5605_1_A0 R815 10KR0402
R858 0R0402 SDATA_NCT5605 SCLK A0/GP17 R796
[6,10,24,28,40,48,54,59,71] SDATA0 2 SDATA
C1

4.7KR/4
C

OC1B 3VSB R823 47KR1%/4 5605_RST#_2 19 RST# OC_GPIO04


14 8
C-1

A
BEEP/GP14 GP20 OC_GPIO03 VCC5
18 INT# GP21 9
7 0 C741 10 OC_GPIO02 LED20
OC_GPIO08 OC_GPIO01 OC_GPIO08 GP22 OC_GPIO01 LED04-R-20mA2.4V
R8 R8 R1 R1 C1u6.3X4 3 LED0/GP10 GP23 11
OC_GPIO07 4 12 TURBO_LED_OFF#
6 1 OC_GPIO06 LED1/GP11 GP24 R816
5 LED2/GP12 GP25 13 Q133
OC_GPIO07 R7 R2 OC_GPIO02 OC_GPIO05 6 Q132 47KR/4

C
R7 R2 LED3/GP13 2N7002 NN-2N7002D

VSS
D
5 C 2

EP
G G2 D2 APU_PROCHOT# [6]
OC_GPIO06 R6 R3 OC_GPIO03 S
R6 R3 NCT5605 D1

21
4 3 GPIO programming OD slave address : S2
OC_GPIO05 R5 R4 OC_GPIO04 [22] SLOW_MODE# G1
R5 R4 Write 3EH
MEC1 Read 3FH

S1
MEC1
SW-ROTATIVE18P_BLACK-RH-1 slave address : Write 3EH
Read 3FH
B B

Over Voltage Control IC UPI VOLTAGE CONSOLE


0x20:RH=10K,RL=OPEN
ADDRESS 0x2A 0X28 0x26 0x24 0x22 0x20
0x2A:RH=OPEN,RL=10K VCC5 VCC5
RH (KOhm) OPEN 3.9 3 2.2 1.3 10
VCC5 VCC5
RL (KOhm) 10 1.3 2.3 3 3.9 OPEN
C569 C0.1u16X4
C1351 C0.1u16X4 BUS_SEL 0% 25% 40% 60% 75% 100% R616
R1494 10KR1%/4
X_1KR1%/4 U62
U126 1 8
VCC OUT1 PM_1P05_OV [51]
1 VCC 8 R614 X_1KR/4 2
OUT1 6273_IMON [58] ADD_SEL
R1495 10KR1%/4 2 ADD_SEL SCLK0 5 7
SDATA0 SCL OUT2 PM_2P5V_OV [52]
[6,10,24,28,40,48,54,59,71] SCLK0 5 SCL OUT2 7 4 SDA
[6,10,24,28,40,48,54,59,71] SDATA0 4 SDA 3 GND OUT3 6 3711VIN_1P8_OV [66]
3 GND OUT3 6
NCT3933U_SOT23-8-HF
NCT3933U_SOT23-8-HF

0x28:RH=9.1K,RL=3K 0x26:RH=18K,RL=13K
5VDIMM 5VDIMM VCC5 VCC5
A A

C14 C0.1u16X4 C448 C0.1u16X4


R19 R523
9.1K1%4 18K/1%
U2 U47

R21 3K1%4
1
2
VCC OUT1 8 DIMM_CA_VREF_A
R522 13KR1%
1
2
VCC OUT1 8 CPU_VDDP_OV [57] MICRO-START INT'L CO.,LTD.
SCLK0 ADD_SEL SCLK0 ADD_SEL Title
5 SCL OUT2 7 DIMM_CA_VREF_B 5 SCL OUT2 7 CPU_1P8_FB_R [56]
SDATA0 4 SDATA0 4 Button/OV Control
SDA SDA
3 GND OUT3 6 VPP25_FB_R [53] 3 GND OUT3 6
Size Document Number Rev
NCT3933U_SOT23-8-HF NCT3933U_SOT23-8-HF Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 72 of 78
5 4 3 2 1
5 4 3 2 1

HEAT SINK CPU Socket Simulation

MEC2
HS_PCH1 CPU3

MEC2
X_JS3

SIM1
MEC1 MEC1
X_PIN1*2
D E95-0000021-C22 D

X_JS4
CPU_MOS SIM2

MEC1 X_PIN1*2

M
S
i
MEC1

DDR Cover
MEC2 MEC2
MEC3 MEC3
MEC4 MEC4
MEC5 MEC5
MEC6 MEC6
MEC7 MEC7
MEC8 DDR_COV1
MEC8
X2 MEC2 MEC3 X3

MEC3 MEC3

MEC4
HS-0504140-RH DDR COVER
MEC4 X4

HS-0406460-RH

MEC4
MEC5 X5
X1 MEC1
C DDR COVER C

MANUAL PART
OC_LA LTHX1
UEFI1
Label Label

Optics Orientation Holes


G51-M1SPXXA-A09 THX THX
OC BUTTON X_THX LOGO

BUNDLE1 CFO1 HDMI1 BUNDLE2 VIRTUAL2 VIRTUAL1

9
1

9
1

9
1
Label Label Label Label Label Label MH4 MH6 MH8
BUNDLE VIRTUAL VIRTUAL BUNDLE VIRTUAL VIRTUAL 7 2 7 2 7 2
BUNDLE CFO HDMI BUNDLE VIRTUAL VIRTUAL
6 3 6 3 6 3
FM7 FM12

X_MH001 X_MH001 X_MH001

4
B X_FM120 X_FM120 B
FM4 FM9

9
1

9
1

9
1
MH1 MH5 MH7
BAT1_X1 7 2 7 2 7 2
BAT-CR2032-RH X_FM120 X_FM120
6 3 6 3 6 3
AVL: FM10 FM11
D06-0100161-F52
D06-0100101-K26 X_MH001 X_MH001 X_MH001

4
X_FM120 X_FM120
FM8 FM1

9
1

9
1
MH3 MH2
7 2 7 2
X_FM120 X_FM120
6 3 6 3

X_MH001 X_MH001

4
PCB1

A A

7A31-1.0
PD1-07A3110-G37,精成-深圳,27,寶安恩斯邁廠(MSIS)
PD1-07A3110-E48,競華,27,寶安恩斯邁廠(MSIS)

MICRO-START INT'L CO.,LTD.


Title
BOM OPTION
Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 73 of 78
5 4 3 2 1
5 4 3 2 1

00 HW Default
M.2 Insert

0 M
M.2
Add for EMI SW1:

RD 179 SI 
L
D
H:U.2 D

H
PCIE2/3 SW1 L:M.2
H SW3
APU SW2:

(C 67
L
PWSW+ C779 X_C0.1u16X4
PCIE0/1 SW1 H:SATA ConnectoR
[67,72] PWSW+
L L:M.2 SATA

)2   CON
U.2 SW3:
H
H:M.2 PCIE
L:M.2 SATA

0
石 17 jon FID
M.2 SATA
SATA4 L
C C
SW2
PORT5

阿 04 ep EN
H SATA Connector
Promontory

鋒 06 ei TI
PORT0
SATA0 SATA Connector
SW1 H

01 (裴 AL
SW1:
PCI-E[7:4] H:SATA Connector
L L:M.2

(0 B

00 RM 亮樂
L
SW2 M.2 Connector
SW2:

68 A工 )
H H:PCIE Slot
L:M.2
PCI-E6 SLOT

76 程  
A

0) 課 Title
MICRO-START INT'L CO.,LTD.
A

EMI CAP/M2 CRTL MAP


Size Document Number Rev
Custom MS-7A31..G 1.0
Date: Tuesday, December 13, 2016 Sheet 74 of 78
5 4 3 2 1

You might also like