You are on page 1of 49

Symmetrical Fault

Analysis
ALGORITHM FOR SHORT CIRCUIT
STUDIES
• Consider an n-bus system shown in Fig.
operating at steady load
• Let pre fault bus voltage vector as

…..1

• Let us assume that the rth bus is faulted


through a fault impedance Zf . The postfault
bus voltage vector will be given by
……..2

where ∆V is the vector of changes in bus


voltages caused by the fault
• step 2, we drawn the passive Thevenin
network and excite the network with voltage
source –V0 in series with Zf
ZBus FORMATION
ZBus Building Algorithm
• Consider Notation:
i, j-old buses
r-lsfelence bus
k-new bus
Type- 1 Modification (Zb added from new
bus to Ref Bus; branch ↑by 1 , dimension ↑ by 1)
Type- 2 Modification (Zb added from new bus
k to old Bus j; branch ↑by 1 , dimension ↑ by 1)
Type- 3 Modification (Zb added from old Bus j;
to Ref Bus ; branch ↑by 1 , dimension not changes )
Type- 4 Modification (Zb connect two old
Buses i &j ; branch ↑by 1 , dimension not changes )
Example

You might also like