You are on page 1of 1

Data Bus<8>

Table Pointer<21> PORTA


RA0/AN0
Data Latch RA1/AN1
inc/dec logic 8 8
RA2/AN2/VREF-/CVREF
Data Memory RA3/AN3/VREF+
PCLATU PCLATH (2 Kbytes) RA4/T0CKI/C1OUT/RCV
21
Address Latch RA5/AN4/SS/HLVDIN/C2OUT
20
PCU PCH PCL OSC2/CLKO/RA6
Program Counter 12
Data Address<12>
PORTB
31 Level Stack
12 RB0/AN12/INT0/FLT0/SDI/SDA
Address Latch 4 4
RB1/AN10/INT1/SCK/SCL
BSR FSR0 Access
Program Memory STKPTR Bank RB2/AN8/INT2/VMO
(24/32 Kbytes) FSR1 RB3/AN9/CCP2(4)/VPO
FSR2 12 RB4/AN11/KBI0/CSSPP
Data Latch
RB5/KBI1/PGM
RB6/KBI2/PGC
inc/dec
8 logic RB7/KBI3/PGD
Table Latch

Address PORTC
ROM Latch
Instruction Bus <16> Decode RC0/T1OSO/T13CKI
RC1/T1OSI/CCP2(4)/UOE
IR RC2/CCP1/P1A
RC4/D-/VM
RC5/D+/VP
8 RC6/TX/CK
Instruction State Machine RC7/RX/DT/SDO
Decode & Control Signals
Control
PRODH PRODL
PORTD
8 x 8 Multiply
VDD, VSS 3 8
Internal
(2) Oscillator Power-up RD0/SPP0:RD4/SPP4
OSC1 Timer BITOP W
Block 8 8 8 RD5/SPP5/P1B
OSC2(2) Oscillator RD6/SPP6/P1C
INTRC RD7/SPP7/P1D
Start-up Timer
T1OSI Oscillator 8 8
Power-on
T1OSO 8 MHz
Oscillator Reset ALU<8>
Watchdog 8
ICPGC(3) Single-Supply Timer
Programming Brown-out
ICPGD(3) Reset PORTE
In-Circuit RE0/AN5/CK1SPP
(3)
ICPORTS Debugger Fail-Safe RE1/AN6/CK2SPP
Clock Monitor Band Gap RE2/AN7/OESPP
ICRST(3)
Reference MCLR/VPP/RE3(1)
MCLR(1) USB Voltage
Regulator
VUSB

BOR Data
EEPROM Timer0 Timer1 Timer2 Timer3
HLVD

MSSP EUSART ADC


Comparator ECCP1 CCP2 USB
10-Bit

You might also like