MP8690

MP86905
TM
Intelli-Phase Solution with
Integrated HS-/LS-FETs and Driver
DESCRIPTION FEATURES
The MP86905 is a monolithic half-bridge with  Wide 4.5V to 16V Operating Input Range
built-in internal power MOSFETs and gate  50A Output Current
drivers. The MP86905 achieves 50A of  Current Sense with Accu-SenseTM
continuous output current over a wide input  Temperature Sense
supply range.  Accepts Tri-State PWM Signal
The MP86905 is a monolithic IC approach to  Current-Limit Protection
drive up to 50A of current per-phase. The  Over-Temperature Protection (OTP)
integration of drivers and MOSFETs results in  Fault Reporting
high efficiency due to optimal dead time and  Available in an FC-QFN (4mmx4mm)
parasitic inductance reduction. The MP86905 Package
can operate with a range from 100kHz to 2MHz.
APPLICATIONS
The MP86905 offers many features to simplify
system design. The MP86905 works with  Server Core Voltage
controllers with tri-state PWM signal and comes  Graphic Card Core Regulators
with an accurate current sense to monitor the  Power Modules
inductor current and temperature sense to All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive.
For MPS green status, please visit the MPS website under Quality
report junction temperature. Assurance. “MPS” and “The Future of Analog IC Technology” are registered
trademarks of Monolithic Power Systems, Inc.
The MP86905 is ideal for server applications
where efficiency and small size are a premium.
The MP86905 is available in a small FC-QFN
(4mmx4mm) package.
TYPICAL APPLICATION
3.3V VDRV
VDD
MP86905 VIN VIN
Intelli-Phase
AGND
BST
PWM PWM SW VOUT
EN EN
SYNC SYNC
CS CS
PGND
VTEMP VTEMP
PGND
FAULT# FAULT#
MP86905 Rev. 1.1 www.MonolithicPower.com 1

8/31/2020 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2020 MPS. All Rights Reserved.
MP86905 – INTELLI-PHASE SOLUTION W/ INTEGRATED MOSFETS AND DRIVERS
ORDERING INFORMATION
Part Number Package Top Marking
MP86905GR QFN-23 (4mmx4mm) See Below
* For Tape & Reel, add suffix –Z (e.g. MP86905GR–Z)
TOP MARKING
M P S Y WW
M 8 6 9 0 5
L L L L L L
MPS: MPS prefix

Y: Year code
WW: Week code
M86905: First six digits of the part number
LLLLLL: Lot number
PACKAGE REFERENCE
TOP VIEW
FAULT#
VTEMP
AGND
SYNC
VDRV
VDD
EN
CS
23 22 21 20 19 18 17 16
BST 1 15 PWM
VIN
2 14 VIN
SW 3
13 PGND
SW 4
5 6 7 8 9 10 11 12
PGND
PGND
PGND
PGND
PGND
PGND
PGND
PGND
QFN-23 (4mmx4mm)

ABSOLUTE MAXIMUM RATINGS (1) Thermal Resistance (3) θJB θJC_TOP

Supply voltage (VIN) ....................................18V QFN-23 (4mmx4mm) ...........2..........24..... C/W
VSW (DC) ............................... -0.3V to VIN + 0.3V NOTES:
VSW (25ns)......................................... -3V to 25V 1) Exceeding these ratings may damage the device.
2) The device is not guaranteed to function outside of its
VIN-VSW (10ns) ................................... -5V to 32V operating conditions.
VBST-VSW (25ns) ..............................................5V 3) θJB is the thermal resistance from the junction to board around
VBST .....................................................VSW + 4V the PGND soldering point.
θJC_TOP is the themal resistance from the junction to the top of
All other pins ...................... -0.3V to VDD + 0.3V the package.
Instantaneous current .................................90A
Junction temperature ............................... 150°C
Lead temperature .................................... 260°C
Storage temperature ................ -65°C to +150°C
Recommended Operating Conditions (2)
Supply voltage (VIN) ....................... 4.5V to 16V
Driver voltage (VDRV) ................... 3.0V to 3.6V
Logic voltage (VDD) ....................... 3.0V to 3.6V
Operating junction temp. (TJ). .. -40°C to +125°C

ELECTRICAL CHARACTERISTICS
VIN = 12V, VDRV = VDD = EN = 3.3V, TA = 25°C for typical value and TJ = -40°C to 125°C for max
and min values, unless otherwise noted.
Parameter Symbol Condition Min Typ Max Units
IIN shutdown IVIN Off EN = low 40 μA
VIN under-voltage lockout
2.5 3.0 V
threshold rising
VIN under-voltage lockout
540 600 660 mV
threshold hysteresis
EN = low 15 μA
IVDRV quiescent current
PWM = low 80 μA
EN = low 45 μA
IVDD quiescent current
PWM = low 4 5 mA
VDD voltage UVLO rising 2.8 2.9 V
VDD voltage UVLO hysteresis 120 250 380 mV
VDRV voltage UVLO rising 2.75 2.9 V
VDRV voltage UVLO hysteresis 360 400 440 mV
Cycle-by-cycle up to four
High-side current limit(4) ILIM_FLT 75 A
cycles
Negative current limit,
Low-side current limit(4) cycle-by-cycle, no fault -30 A
report
Negative current limit low-side off
40 ns
time(4)
High-side current limit shutdown
4 times
counter(4)
EN input low threshold voltage 0.95 1.0 1.05 V
EN input high threshold voltage 1.15 1.2 1.25 V
Dead time rising(4) 3 ns
Positive inductor current 6 ns
Dead time falling(4) Negative inductor
35 ns
current
SYNC internal pull-down resistor RSYNC 100 kΩ
SYNC logic high voltage 2 V
SYNC logic low voltage 0.8 V
PWM high-to-SW rising delay(4) tRising 15 ns
PWM low-to-SW falling delay(4) tFalling 15 ns
tLT 40 ns
tTL 20 ns
PWM tri-state to SW Hi-Z delay(4)
tHT 40 ns
tTH 20 ns

ELECTRICAL CHARACTERISTICS (continued)

VIN = 12V, VDRV = VDD = EN = 3.3V, TA = 25°C for typical value and TJ = -40°C to 125°C for max
and min values, unless otherwise noted.
Parameter Symbol Condition Min Typ Max Units
Minimum PWM pulse width(4) 20 ns
CS sense gain accuracy 15A ≤ IOUT ≤ 50A -2 0 2 %
CS sense gain 9.7 μA/A
CS offset IOUT = 0A -5 5 μA
CS voltage range(4) VCS 0.7 2.1 V
VTEMP sense gain(4) 10 mV/°C
VTEMP sense offset(4) TJ = 25°C -100 mV
Over-temperature shutdown and
160 °C
fault flag(4)
Over-temperature threshold
30 °C
hysteresis(4)
VPWM = 3.3V, VEN = 3.3V 660 μA
PWM input current IPWM
VPWM = 0V, VEN = 3.3V -550 μA
PWM logic high voltage 2.35 V
PWM tri-state region 1.10 1.90 V
PWM logic low voltage 0.80 V
FAULT# pull-down Sink 5mA 0.3 V
NOTE:
4) Guaranteed by design or characterization data, not tested in production.
PWM TIMING DIAGRAM
PWM
SW
Hi-Z Hi-Z
tRising tFalling tLT tHT
tTH tTL

PIN FUNCTIONS
Pin # Name Description
Bootstrap. BST requires a 0.1µF to 1µF capacitor to drive the high-side power
1 BST switch’s gate above the supply voltage. Connect the capacitor between BST and
SW to form a floating supply across the power switch driver.
Supply voltage. Place CIN close to the device to support the switching current and
2, 14 VIN
reduce voltage spikes at input.
3, 4 SW Phase node.
5 - 13 PGND Power ground.
Pulse width modulation input. Leave PWM floating or drive PWM to mid-state to
15 PWM
enter diode emulation mode.
16 EN Enable. Pull EN low to disable the device and place SW in a high impedance state.
17 CS Current sense output.
18 VTEMP Junction temperature sense output.
19 SYNC Diode emulation mode. Pull SYNC low to enable diode emulation mode.
Internal circuitry voltage. Connect VDD to VDRV through a 2.2Ω resistor and
20 VDD
decouple with a 1µF capacitor to AGND.
21 AGND Analog ground. Connect AGND to PGND on the VDD capacitor.
Driver voltage. Connect VDRV to a 3.3V supply and decouple with a 1µF to 4.7µF
22 VDRV
ceramic capacitor close to VDRV to PGND.
Fault report. FAULT# is an open drain, active low. FAULT# pulls low when SW
23 FAULT# short detection, HS current limit, or over-temperature is triggered. During a cycle-by-
cycle high-side current limit event, FAULT# is kept high until the fourth cycle.

TYPICAL PERFORMANCE CHARACTERISTICS

VIN = 12V, VDD = VDRV = 3.3V, TA = 25˚C, unless otherwise noted.
VDD UVLO VDRV UVLO SYNC HI
3.0 3.0 2.0
VDRV Rising
2.9 2.8 1.8 SYNC Rising
VDRV UVLO THRESHOLD (V)

VDD UVLO THRESHOLD (V)
SYNC_HI THRESHOLD (V)

VDD Rising
2.8 2.6 1.6
2.7 2.4 1.4

SYNC Falling
VDRV Falling
2.6 2.2 1.2
VDD Falling
2.5 2.0 1.0

-50 0 50 100 150 -50 0 50 100 150 -50 0 50 100 150
TEMPERATURE (oC) TEMPERATURE (oC) TEMPERATURE (oC)
PWM HI PWM LO EN HI
2.5 1.5 1.5
2.3 PWM Rising 1.3 1.3 EN Rising
EN_HI THRESHOLD (V)

PWM_LO THRESHOLD (V)
PWM_HI THRESHOLD (V)
2.1 1.1 PWM Rising 1.1
PWM Falling EN Falling

1.9 0.9 0.9
PWM Falling
1.7 0.7 0.7
1.5 0.5 0.5

-50 0 50 100 150 -50 0 50 100 150 -50 0 50 100 150
TEMPERATURE (oC) TEMPERATURE (oC) TEMPERATURE (oC)
DEVICE EFFICIENCY & LOSS

VIN=12V; L=220nH; FSW =500KHz
100% 10
99%
98% 9
97%
96% VOUT=1.8V 8
95%
94% 7
93%
EFFICIENCY
92% 6
LOSS (W)
91%
90%
VOUT=1.2V 5
89%
88% 4
87%
86% 3
85%
84% 2
83%
82% 1
81%
80% 0
0 5 10 15 20 25 30 35 40
OUTPUT CURRENT (A)

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

VIN = 12V, VDD = VDRV = 3.3V, TA = 25˚C, unless otherwise noted.
HS CURRENT LIMIT
PWM
2V/div.
FAULT#
2V/div.
IL
25A/div.
SW
5V/div.
4s/div.
CS OUTPUT WAVEFORM CS OUTPUT WAVEFORM

IOUT=0A IOUT=20A
VCS
100mV/div.
SW SW
5V/div. 5V/div.
400ns/div. 400ns/div.

BLOCK DIAGRAM
VDD VDRV BST VIN
RDY VIN
UVLO
VDRV
VDD
6K Level
HSFET
Shift
PWM HS Current VIN
HS Current Limit
Limit SW
5K
HS ON
SW
VDRV
EN Control Inductor Current
SW
Logic
Crossed Zero
ZCD PGND
SYNC LS ON
LSFET
Negative
Current Limit Negative SW
Current Limit PGND
AGND
Temperature Current SW
Sense Sense PGND
FAULT# VTEMP CS PGND
Figure 1: Functional Block Diagram

APPLICATION INFORMATION ICS  IL  GCS (2)

Operation
Where VCM is a reference voltage connected to
The MP86905 is a 50A, monolithic, half-bridge RCS.
driver with integrated MOSFETs and is ideally
suited for multi-phase buck regulators. Intelli-Phase’s current sense output can be
used by the controller to accurately monitor the
An external 3.3V supply is required to supply output current. The cycle-by-cycle current
both VDD and VDRV. When EN transitions information from CS can be used for phase-
from low to high, and the VDD and VDRV current balancing, over-current protection, and
signals are both sufficiently high, operation active voltage positioning (output-voltage
begins. droop).
PWM Positive and Negative Inductor Current Limit
The PWM input is capable of a tri-state input. When HS-FET over-current is detected for four
When the PWM input signal is within the tri- consecutive cycles, the HS-FET latches off, and
state threshold window for 50ns (tHT or tLT), the FAULT# is asserted low. The LS-FET is turned
HS-FET is turned off immediately, and the LS- on until zero-current detection, and then is
FET enters diode emulation mode, which is on turned off. Recycling VIN, VDD/VDRV, or
until zero-current detection. The tri-state PWM toggling EN releases the latch and restarts the
input can come from a forced middle voltage device.
PWM signal or made by floating the PWM input
so the internal current source charges the When the LS-FET detects a -30A current, the
signal to a middle voltage. Please refer to the MP86905 turns off the LS-FET for 40ns to limit
PWM timing diagram on page 5 for the the negative current. The LS-FET’s negative
propagation delay definition from PWM to the current limit will not trigger a fault report.
SW node. Over-Temperature Protection (OTP)
Diode Emulation Mode When the junction temperature reaches the
In diode emulation mode, when PWM is either over-temperature threshold, the HS-FET is
low or in a tri-state input, the LS-FET is turned latched off, FAULT# is asserted low, and the
on whenever the inductor current is positive. LS-FET is turned on until zero-current
The LS-FET turns off if the inductor current is detection.
negative or after the inductor current crosses Temperature Sense Output (VTEMP)
zero current. Diode emulation mode can be
VTEMP reports the junction temperature.
enabled by pulling SYNC low, driving PWM to
VTEMP is a voltage proportional to the junction
middle-state, or floating PWM.
temperature. The VTEMP output voltage is
Current Sense (CS) 10mV/°C (GVTEMP) with a -100mV offset
CS is a bi-directional current source (VTEMP_Offset) and can be calculated with
proportional to the inductor current. The current Equation (3):
sense gain is 9.7μA/A (GCS). Generally, there is VTEMP  TJUNCTION  GVTEMP  VTEMP _ Offset (3)
a resistor (RCS) connected from CS to an
external voltage which is capable of sinking For example, if the junction temperature is
small currents to provide enough of a voltage 100°C, then VTEMP is 0.9V. VTEMP = 0V for
level shift to meet the CS operating voltage. junction temperatures below 10°C. In multi-
The CS voltage range of 0.7V to 2.1V is phase operation, VTEMP of every Intelli-Phase
required to keep CS’s output current linearly can be connected to the temperature monitor
proportional to the inductor current. pin of the controller (see Figure 2).
A proper reference voltage, VCM, and RCS
values can be determined with Equation (1) and
Equation (2):
0.7V  ICS  R CS  VCM  2.1V (1)
Fault Report (FAULT#) 2) Over-temperature fault at TJ > 160°C: Once

FAULT# is an open-drain, active-low signal that the fault occurs, the MP86905 latches off to
reports faults from the Intelli-Phase. When any turn off the HS-FET. The LS-FET turns off
fault occurs, FAULT# is pulled low. when the inductor current reaches zero.
FAULT# monitors three fault events: 3) SW to PGND shorted: Once the fault
occurs, the part latches off to turn off the
1) Over-current limit: To trip the over-current HS-FET.
fault, the current limit must be exceeded
four consecutive times. Once the fault The fault latch can be released by recycling
occurs, the MP86905 latches off to turn off VIN, VDD, or toggling EN.
the HS-FET. The LS-FET turns off when
the inductor current reaches zero.
Intelli-Phase
Power Stage
VIN
IntelliPhase
VIN L2 VOUT
VTEMP
Multi-Phase COUT
Controller PWM
PWM2
Temperature
ADC
VIN IntelliPhase
VIN L1
VTEMP
PWM
PWM1
Figure 2: Multi-Phase Temperature Sense Utilization

PCB Layout Guidelines 7. Place more PGND vias close to the PGND
Efficient PCB layout is critical for stable pin/pad to minimize both parasitic
operation. For best results, refer to Figure 3 and resistance/impedance and thermal
follow the guidelines below. resistance.
1. Place the input MLCC capacitors as close 8. Place a BST capacitor and a VDRV
to VIN and PGND as possible. capacitor as close to the MP86905 pins as
possible. VDRV and BST capacitors size
2. Place the major MLCC capacitors on the 0402 are recommended.
same layer as the MP86905.
9. Use a trace width 20 mils or higher to route
3. Place as many VIN and PGND vias the path.
underneath the package as possible.
10. Avoid the via for the BST driving path. It is
4. Place the vias between the VIN or PGND recommended to use a bootstrap capacitor
long pads. 0.1µF to 1µF in a size 0402 package.
5. Place a VIN copper plane on the second 11. Place the VDD decoupling capacitor (size
inner layer to form the PCB stack as VIN on 0402) close to the device.
top, GND on the second layer, and VIN on
the third layer to reduce parasitic 12. Connect AGND and PGND at the point of
impedance from the input MLCC cap to the the VDD capacitor's ground connection.
MP86905. 13. Keep the CS signal trace away from high
6. Ensure that the copper plane on the inner current paths like SW and PWM.
layer at least covers the VIN vias
underneath the package and input MLCC
capacitors.
RVDD
CVDRV CVDD
FAULT#
VTEMP
SYNC
VDRV
AGND
VDD
EN
CS
23 22 21 20 19 18 17 16
VIN
BST 1 15 PWM
8mm
CBST
VIN
2 14 VIN
SW 3
INDUCTOR CIN CIN

13 PGND
SW 4
SW 5 6 7 8 9 10 11 12
PGND
PGND
PGND
PGND
PGND
PGND
PGND
PGND
PGND
20.6 mm
Figure 3: Example of PCB Layout (Placement & Top Layer PCB)

Input Capacitor: 1206 package (top side) and 0805 package (bottom side)
Inductor: 10x8 package
VDD/BST/VDRV capacitor: 0402 package
Via size: 20/10 mils

PACKAGE INFORMATION
QFN-23 (4mmx4mm)
PIN 1 ID
PIN 1 ID 0.15x45°TYP.
MARKING
PIN 1 ID
INDEX AREA
TOP VIEW BOTTOM VIEW
SIDE VIEW
0.15x45° NOTE:
1) ALL DIMENSIONS ARE IN MILLIMETERS.

2) EXPOSED PADDLE SIZE DOES NOT INCLUDE
MOLD FLASH.
3) LEAD COPLANARITY SHALL BE 0.10
MILLIMETERS MAX.
4) JEDEC REFERENCE IS MO-220.
5) DRAWING IS NOT TO SCALE.
RECOMMENDED LAND PATTERN

Revision History
Revision Revision Pages
Description
# Date Updated
Correct/add the “Vin-Vsw (10ns) …………. -5V to 32V”
1.1 5/21/2020 P3
on absMax rating.
NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications.
Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS
products into any application. MPS will not assume any legal responsibility for any said applications.

MP8690

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

MP8690

Uploaded by

Copyright:

Available Formats

MP86905

PWM PWM SW VOUT

MP86905 Rev. 1.1 www.MonolithicPower.com 1

MPS: MPS prefix

MP86905 Rev. 1.1 www.MonolithicPower.com 2

ABSOLUTE MAXIMUM RATINGS (1) Thermal Resistance (3) θJB θJC_TOP

MP86905 Rev. 1.1 www.MonolithicPower.com 3

MP86905 Rev. 1.1 www.MonolithicPower.com 4

ELECTRICAL CHARACTERISTICS (continued)

PWM TIMING DIAGRAM

tRising tFalling tLT tHT

MP86905 Rev. 1.1 www.MonolithicPower.com 5

MP86905 Rev. 1.1 www.MonolithicPower.com 6

TYPICAL PERFORMANCE CHARACTERISTICS

VDRV UVLO THRESHOLD (V)

SYNC_HI THRESHOLD (V)

2.7 2.4 1.4

2.5 2.0 1.0

TEMPERATURE (oC) TEMPERATURE (oC) TEMPERATURE (oC)

2.3 PWM Rising 1.3 1.3 EN Rising

EN_HI THRESHOLD (V)

2.1 1.1 PWM Rising 1.1

PWM Falling EN Falling

1.7 0.7 0.7

1.5 0.5 0.5

TEMPERATURE (oC) TEMPERATURE (oC) TEMPERATURE (oC)

DEVICE EFFICIENCY & LOSS

OUTPUT CURRENT (A)

MP86905 Rev. 1.1 www.MonolithicPower.com 7

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

CS OUTPUT WAVEFORM CS OUTPUT WAVEFORM

MP86905 Rev. 1.1 www.MonolithicPower.com 8

FAULT# VTEMP CS PGND

Figure 1: Functional Block Diagram

MP86905 Rev. 1.1 www.MonolithicPower.com 9

APPLICATION INFORMATION ICS  IL  GCS (2)

Fault Report (FAULT#) 2) Over-temperature fault at TJ > 160°C: Once

Figure 2: Multi-Phase Temperature Sense Utilization

MP86905 Rev. 1.1 www.MonolithicPower.com 11

INDUCTOR CIN CIN

Figure 3: Example of PCB Layout (Placement & Top Layer PCB)

MP86905 Rev. 1.1 www.MonolithicPower.com 12

TOP VIEW BOTTOM VIEW

1) ALL DIMENSIONS ARE IN MILLIMETERS.

RECOMMENDED LAND PATTERN

MP86905 Rev. 1.1 www.MonolithicPower.com 13

You might also like