1 Acer Aspire One Cloudbook 11 Ao1-131 14 Ao1-431 Inventec Caltech Oxford Mb-Ax1 (Braswell)

8 7 6 5 4 3 2 1
THIS DRAWING AND SPECIFICATIONS,HEREIN,ARE THE PROPERTY OF INVENTEC

CORPORATION AND SHALL NOT BE REPODUCED,COPIED,OR USED IN WHOLE OR NOTES:
IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT 1.HSF Property:Comply iSupplier system HSF property attribute up-to-date value.
WRITTEN PERMISSION,INVENTEC CORPORATION, 2012 ALL RIGHT RESERVED.
F F
E E
CALTECH 11.6"
D
OXFORD 14" D
(BSW)
CS2 BUILD 2015.5.15
C C
B B
A A
INVENTEC
TITLE MODEL,PROJECT,FUNCTION
DESIGN / DRAWER XXX DATE 21-OCT-2002
CHECK
21-OCT-2002 APPROVAL SIZE CODE DOC.NUMBER REV
FILE NAME CALTECH_OXFORD A3 CS 1310xxxxx-0-0 X01
DATE CHANGE NO. REV PCB P/N xxxxxxx PCB VER AX1 SHEET of 1 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
TABLE OF CONTENTS
D
D
PAGE PAGE
1. COVER PAGE 27. EDP
2. INDEX 28. HDMI
3. BLOCK DIAGRAM 29~30.DDR3L
4. POWER MAP 31. THERMAL&DDR RESISTER
5. POWER CHARGER
6. POWER +V3.3A/+5A 32~42. CHIPSET
C
7. POWER +V1.35S 43.LEVEL SHIFT C
8. POWER VCORE 44. USB2.0 HUB

9. POWER VCORE/MOS 45. EMI
10. POWER PVGG 46. USB2.0 DB
11. POWER PVGG/MOS 47. APP LED DB(NO COMPONENT)
12. MOIC(1V8.1V05.1V5.1V24.1V15) 48. PWRBUTTON DB
13. ENABLE PIN
14. LOAD SWITCH
15. PCB SCREW
B
16. KB&TOUCH PAD CONN B
17. EC
18. AUDIO CODEC
19. SPEAKER/HP JACK/MIC JACK
20. CARDREADER
21. NGFF WLAN/DEBUG CARD
22. 3G(NO COMPONENT)
23. USB2.0
24. USB3.0
25. EMMC
A
26. POWER BOARD / TPM A
INVENTEC
TITLE
MODEL,PROJECT,FUNCTION
CATELOG
DOC.NUMBER REV
SIZE CODE 1310xxxxx-0-0 X01
A3 CS
CHANGE by XXX DATE 21-OCT-2002
PCB P/N xxxxxxx PCB VER AX1 SHEET 2 of 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
DDR3L@1.35/0.675V
(1600/ MHZ)
MEMORY DOWN
D
D
DDR3 INTERFACE
INTERNAL MIC IN
AUDIO CODEC
REA_ALC233_VB2_CGT EXT MIC IN HEADPHONE
HDMI HDA
C C
LCM EDP
BRASWELL
FCBGA 1170P USB_1: 3G
LPC
25 X 27 MM
USB2.0 USB HUB
TPM TERMINUS_FE11S_BSOP28BC_28P USB_3: MINICARD WLAN
USB3.0
USB2.0 USB_1: USB3.0 CONN
B B
USB2.0
PCIE USB_2: USB2.0 CONN
PCIE_1:WLAN
USB2.0
CARD READER
LPC USB2.0
WEBCAM
GMT-AT9667 EMMC
A
THERMAL SENSOR EMMC A
SPI
BATTERY CHARGER &
DC/DC & IMVP 7
EC WINDBOND SPI SPI FLASH 8MB
LI-ION BATTERY
NPCE985LB0DX WINB_W25Q64FVSSIG_SOIC_8P INVENTEC
7.4V, 4350MAH, 2S1P, 3360MAH TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
CHANGE by XXX DATE
PCB P/N <ENG>
xxxxxxx PCB VER AX1
21-OCT-2002 SHEET of 3 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
P3V3AL (2)
U301 U4500
ALWAYS_PW_EN
(2A) RSMRST# (10)
PMU_RSMRST#
SB_PWRBTN# (10A)
(9) PMU_PWRBTN#
EC_PWRBTN# SLP_S4# (11)
PMU_SLP_S4#
SUSPWRDNACK
PMU_SUSPWRDNACK
SLP_S4#_3R (12) SLP_S3# (14)
PMU_SLP_S3#
D PMU_SLP_S0IX#
D
SLP_S3#_3R (14A) SB_PWRGD (19)
PMU_CORE_PWROK
(1) PVBAT U6150 (2B) (18) PVCORE_PG DELAY 99MS
VRP5V0A P5V0A
(1) PVBAT PAD6150
NB671LGQ
(2A) EN_5V (13) P1V35
5V DDR3_VCCA_PWROK
MOS ACDRV MOS (14A) VRPVDDQ_PG DEALY
DDR3_DRAM_PWROK
U6100
(2C) BUF_PLT_RST# (20)
(1) PVBAT NB670GQ VRP3V3A
PAD6100 P3V3AL PMU_PLTRST#
(0) PVADPTR
U6000
(2B) EN_3V
3.3V VRP3V3A_LDO
(2)
PAD6121 P3V3_LDO EC SOC
C Charger (12)
U60300 C
SLP_S4#_3R
(EN_VRPVDDQ)
VRPVDDQ
P1V35 (13)
UPI1740SQMI PAD6200
BQ24725 1.35V (13A)
(1) PVBAT VRPVDDQ_PG
(0) PVPACK
U60600
(2E) 3V3A_PG VRP1V05A
P0V675S (17A) PAD60900 P1V05A (3)
PAD60350 (2D) 5V_PG
VRP1V8A (4)
B (16A) PVGG_PG
U6600
PAD60351
P0V675M_VREF (17A)
(4) VRP1V8A
(14A) SLP_S3#_3R
MOIC
RT5041AGQW
VRP1V15A
PAD61110
P1V15A
(5) B
PVCORE(16B) P1V24A
(1) PVBAT 1.8V 1.05V 1.5V 1.24V 1.15V 3.3V VRP1V24A PAD61000
(6)
NCP81201 PVCORE_PG (16C) SUSPWRDNACK
U6700 P1V8A (7)

(14A)SLP_S3#_3R PVGG (16)
NCP81201 P1V5S (15C)
(1) PVBAT VRP1V5S PAD61700
(16A)
PVGG_PG
P3V3A_PRIME
(8)
Q7100
(14A) SLP_S3#_3R_IC (15A)
SLP_S3#_3R SLP_S3#_3R_IC (2C) P3V3A P3V3S
TC7SZ08FU APL3523A
A (14A) EN_5V (15A) A
P3V3A
(2C) P3V3A
Q7102
(14A) (15)
INVENTEC
SLP_S3#_3R_IC
APL3523A P5V0S
(2B) P5V0A
(14A) SLP_S3#_3R_IC (15)
P1V8S TITLE
(2B) P5V0A MODEL,PROJECT,FUNCTION
POWER MAP
DOC.NUMBER REV
A3 CS
CHANGE by XXX DATE
PCB P/N <ENG>
xxxxxxx PCB VER AX1
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
L7600 PVPACK
KC_FBMA_11_321611_121A60T PVADPTR P3V3AL
CN6000 P3V3_RTC
1 1 2
1
1
2 2 R6055 C6050
3 1 2
1
3
G1 G1 4 4 C7602
DON'T PUT ANY CAPACITOR
1
10K_5%_2 1000PF_50V_2
1UF_10V_2
G2 G2 5 5
C6051
C7601
10PF_50V_2
2
HR_A1255WR_S_05PNLNT1TS1R_5P 1000PF_50V_2
R6054 R6053
1 2 1 2
2
RSC_0402_DY 220K_5%_2
2
CN6050
1 1
2 2
17E6 BATT_IN 3
OUT 4
3
4
D EC_SMB1_CLK 33_5%_2 5
17D3 17D2 BI R6052 1 2 5
EC_SMB1_DATA 33_5%_2 6 D
17D3 17D2 BI R6050 1 2 6
R6051 1 2 1K_5%_2 7 7
8 8
9 9
PVADPTR DON’T PUT ANY CAPACITY ACES_50299_00901_001_9P
PVBAT PVPACK
Q6010 Q6011 R6000 Q6012 C6033
8 D S 1 1 S D 8 1 2 8 D S 1 1 2
7 2 2 7 3 4 7 2
6 3 3 6 6 0.1UF_25V_3_DY
3
5 4 4 5 0.02_1%_6 5 4
G G G
NMOS_4D3S NMOS_4D3S NMOS_4D3S
C6020
RQ3E100BNFU7TB RQ3E070BNFU7TB 1 2 RQ3E100BNFU7TB
C6030 C6031
DON'T PUT ANY CAPACITOR
0.1UF_16V_2
2
1 2 1 2 13B3
OUT VRACHG_MP1
L7601
C 470PF_50V_2 0.1UF_25V_3 PVADPTR C
KC_FBMA_11_321611_121A60T
13B3 13A3 VRACHG_ACDRV1 OUT OUT VRACHG_CMSRC113B3
1
D6000
1
2
1 2
2
A1 A2
C6021
R6002 C6022
C
20.5K_1%_2
R6004 R6005 0.1UF_25V_3
4.3K_5%_2 4.3K_5%_2 0.1UF_25V_3 BAT54C_30V_0.2A
3
1
VRACHG_ACN
VRACHG_ACP
2
VRACHG_CMSRC
1
VRACHG_ACDRV
R6012 C6000
C6001
10_5%_5 C7604
ACPRES 470PF_50V_2
17D6
13A2 17C2 OUT 10UF_25V_5 4.7UF_25V_5
1
5
4
3
2
C6026
2
U6000
1UF_25V_3
10
TI_BQ24725ARGRR_QFN_20P
CMSRC
ACOK
ACDRV
ACN
ACP
1
4
3
2
1 2
21
D1
D1
D1
D1
G1
TML
Q2
Q1
VRACHG_ACDET 6 ACDET
20 VRACHG_VCC
B 17E6 OUT HW_I_ADC 7 IOUT
VCC
Q6000 B
PHASE 19 VRACHG_PH
8 SDA AON7934
HIDRV 18 VRACHG_HG R6020 C6027
9 SCL
1
BTST 17 VRACHG_BST
1 2 VRACHG_BST1 1 2
10
PH
G2
S2
S2
S2
ILIM
REGN 16 VRACHG_REGN
4.7_5%_3
VRACHG_ILIM
C6036 L6000
0.047UF_16V_2
BATDRV
LODRV R6001
100PF_50V_2
3
C6037 1 2 1 2
5
6
7
8
9
SRN
GND
SRP
1 2
100PF_50V_2 P3V3AL
1
PCMB061H_4R7MS 3 4
C
NEAR IC
1
1
NEAR EC
2
A1 A2 0.02_1%_6
10UF_25V_5
1 2
4.7UF_25V_5
12
13
14
15
R7600
11
1
R6003
4.7_5%_3 C6023
C6010
C6011
3.32K_1% D6001 1 2
C6028 BAT54C_30V_0.2A VRACHG_SNB
1UF_10V_2
2
1 2
0.1UF_16V_2
0.1UF_25V_3
0.1UF_25V_3
2
2
1
R6007
C6024
C6025
2
110K_5%_2 OUT VRACHG_REGN5A4 13C1 C7600
2200PF_50V_2
1
17D3 17D2 BI EC_SMB2_DATA VRPCHG_LG
2
17D3 17D2 BI EC_SMB2_CLK
(1.52V / 3.8A)
A VRACHG_SRP A
1
2
C6032 VRACHG_SRN
R6008
0.1UF_16V_2
91K_5%_2 R6009
VRACHG_BATDRV 1 2 VRACHG_BATDRV1
2
1
4.3K_5%_2
INVENTEC
TITLE
CHARGER
DOC.NUMBER REV
A3 CS
CHANGE by XXX DATE
PCB P/N <ENG>
xxxxxxx PCB VER AX1
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
EN_3VLDO
IN
EN_3V
13C6 IN VRA3V3A_VCC
1UF_6.3V_2
1
C6122
P5V0A
PAD6150
NEAR TO VCC_GND
6B1 VRP5V0A 1 2
2
IN 1 2
R6115 C6115 POWERPAD_2_0610

D 1 2 1 2
PVBAT
VRB3V3A_BST VRB3V3A_BST1
D
14
13
12
11
10
PAD6110 2.2_5%_3 0.1UF_16V_2
1 2
P3V3AL
1 2
L6100
ENLDO
BST
AGND
EN
VCC
POWERPAD_2_0610 16 VRP3V3A_PH 1 2 VRP3V3A
10UF_25V_5
4.7UF_25V_5
1 SW OUT 6D3
1
15 PAD6100
SW PCMB061H-1R0MS VRP3V3A 1
C6110
C6111
6D4 2
1 VIN SW 9 IN 1 2
100UF_6.3V
2 8
1
PGND
U6100 SW POWERPAD_2_0610
C6100
+
VOUT
LDO
CLK
2
2
NC
PG
P3V3_LDO
MPS_NB670GQ_QFN_16P PAD6121
2
3
4
5
6
7
6C6 VRA3V3A_LDO
1 2
IN 1 2
POWERPAD1X1M
13B8 OUT 3V3A_PG 1

C6109
OUT VRA3V3A_VCLK 0.1UF_16V_2
C C
2
IN EN_5VLDO
VRA3V3A_LDO OUT 6C3 VO=0.6*(1+R6150/R6151)
1
C6121 R6151 R6150

1 2 1 2
10UF_6.3V_3
10K_1%_2 75K_1%_2
RESERVE FOR NB671/NB671L
2
1 R6167 2
13D6
14B6 IN EN_5V SHORT_0402_15
VRA5V0A_VCC
1UF_6.3V_2
1
100K_5%_2
C6172
R6198
2
RESERVE FOR NB671/NB671L
2
NEAR TO VCC_GND
R6161
B C6165 C6166 SHORT_0402_15
B
R6165 R6166 12B7
1 2 1 2 1 2 1 2 1 2 VRB_VDD5
PVBAT VRB5V0A_BST VRB5V0A_BST1
OUT 7C8
12B3
14
13
12
11
10
PAD6160 2.2_5%_3 0.1UF_16V_2 RSC_0402_DY 220PF_50V_2
1 1 2
2 U6150
L6150
FB
BST
AGND
EN
VCC
POWERPAD_2_0610 16 VRP5V0A_PH 1 2 VRP5V0A
10UF_25V_5
4.7UF_25V_5
SW OUT 6D3
1
1
15
SW
PCMB061H-1R0MS
C6160
C6161
1 VIN SW 9
100UF_6.3V
2 8
1
PGND SW
C6150
+
VOUT
2
LP#
NC
NC
PG
MPS_NB671LGQ_QFN_16P
2
3
4
5
6
7
IN NB671LGQ_LP#
13B8 OUT 5V_PG
A A
1
C6169
0.1UF_16V_2
2
INVENTEC
TITLE
3V / 5V
DOC.NUMBER REV
A3 CS
CHANGE by XXX DATE
PCB P/N <ENG>
xxxxxxx PCB VER AX1
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
PVBAT
R60306
511K_1%_2 PAD60310
1 2 1 1 2
2
VRAVDDQ_TON VRPVDDQ_VIN
10UF_25V_5_DY
POWERPAD_2_0610
10UF_25V_5
1
1
D
C60310
C60311
D
U60300
2
7 TON V+ 24 P1V35
V+ 23 PAD60300
13B3 EN_VTT 5 22 7C6 7C2 1 2
IN S3 V+
21 VRPVDDQ IN 1 2
V+
0_5%_3 0.1UF_16V_2
13B6 IN EN_VDDQ 6 S5 C60315 POWERPAD_2_0610
27 1 R60315 2 2 1
BST
32B4 13A8 OUT VDDQ_PG 8 PGOOD
VRAVDDQ_BST VRAVDDQ_BST1 L60300 VRPVDDQ
1 R60305 2 VRAVDDQ_CS 10 CS LX 25 1 2
OUT 7C6 7D2
VRB_VDD5 20 VRPVDDQ_PH
RSC_0603_DY
LX
PCMB061H-1R0MS
22UF_6.3V_5_DY
1 R60309 2 6.04K_1%_1/16W_2 VRB_VCC 9 19
12B3
12B7 6B1 IN VCC LX
1
2
18
1
SHORT_0402_15
R60316
22UF_6.3V_5
22UF_6.3V_5
1UF_6.3V_2
LX
C60306
22UF_6.3V_5
VRAVDDQ_SNB
32 17
C60300
C60301
C60302
C60303
GND LX
VRPVDDQ VRPVDDQ_VLDOIN
7C2 1 2 28 26
IN VLDOIN NC
2
11
7D2
2
R60359
CSC0402_DY
SHORT_0402_15 31 VTTSNS VDDQSNS 2
VRPVTT 3
C60316
C VDDQSET C
7A2 29
OUT VTT
11
PGND
12
10UF_6.3V_3
PGND
2
1
PGND 13
4 14
C60350
VTTGND PGND
30 VTTGND PGND 15
PGND 16
7A2 OUT VRPVTT_REF 1 VTTERF
33 R60300
VRAVDDQ_SET
2
TML
1 2
0.1UF_16V_2
1
6019B1270801-001
C60351
8.2K_1%_2
2
UPI_UPI1740SQMI_QFN_32P
10K_1%_2
R60301
C60304
2 1
0.022UF_16V_2_DY
2
1
B B
P0V675S
PAD60350
7C8 1 2
VRPVTT IN 1 2
POWERPAD1X1M
P0V675M_VREF
PAD60351
7C6 1 2
A VRPVTT_REF IN 1 2 A
POWERPAD1X1M
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
C6614
10PF_50V_2
C6613
1 2 1 2
1
C6617
49.9_1%_2
330PF_50V_2
4700PF_50V_2
R6619
1 R6616 2 1 2 2 R6618 1
3.3K_1%_2
1K_1%_2 1 R6654 2
2
RSC_0402_DY
D
D
P5V0A VCC_SENSEN R6659 1K_1%_2
1 R6663 2 1 2
38A2 IN
2
C6649
SHORT_0402_5
C6618
1 2
2
2200PF_50V_2
R6645 VCC_SENSEP
1
18.7K_1%_2
2.2_5%_338B2 1 R6666 2 1000PF_50V_2
1
38A2
IN
SHORT_0402_5
R6652
VRACPU_VDD
11
2
C6642
1UF_6.3V_2
2
29
28
27
26
25
24
23
22
EN_PVCORE
13C4 IN
C C
FB
DIFFOUT
VSP
COMP
EPAD
VCC
VSN
ROSC
R6655
C6640
46.4K_1%_2 1 2
1 2
8C7 IN VRAVR_ON 1 ENABLE ILIM 21 2 R6633 1
1.2PF_50V_2
2
4.02K_1%_2 C6645
38A8 10C7 17C2 IN CPU_PROCHOT# 2 VRHOT# IOUT 20 1 2 C6639
R6643 CSC0402_DY R6651
VR_SVID_VCC_DATA 3 19 470PF_50V_2 1 2 1 2
42B3 IN SDIO CSCOMP
SHORT_0402_5 U6600
100K_1%_2
VRAVR_ON 42A3 VR_SVID_VCC_ALERT# 4 ON_NCP81201_QFN_28P 18 1 R6649 2
9B2
VRACPU_CSP1
1
IN ALERT# CSSUM IN
OUT 8C7
VR_SVID_VCC_CLK 5 17 1 100K_1%_2
2
42C4 IN SCLK CSREF IN VRACPU_CSN1 9C2
1 2
17D2 OUT PVCORE_PG 6 VR_RDY IMAX 16 R6647
C6616 10_1%_2
1 R6660 2 7 15 1000PF_50V_2
IN VRMP PVCC 1 2
PVBAT_CPU P5V0A
TSENSE
VBOOT
1K_1%_2 R6646 22.1K_1%_2
PGND
0.01UF_50V_2
BST
R6665 2
SW
1
1
UG
LG
SHORT_0402_15
C6647
1
C6643
2.2_5%_3
2.2UF_6.3V_3
B B
TSENSE
VRACPU_BST1
8
OUT VRPVCORE_HG19
VRPVCORE_PH110
12
13
14
11
2
2
R6615
2
VRPVCORE_LG1
TSENSE
0.01UF_50V_2
2 1
IN
1
0.22UF_16V_2
VRACPU_BST
C6646
R6650
C6615
R6612
0_5%_2
2 0_5%_2
2
100K_1%_NTC
1
1
8.25K_1%_2
1
R6658
R6661
9D7
OUT
OUT
2
2
9C7
9C7
A A
PLACE CLOSE TO HOT SPOT
INVENTEC
TITLE
P1V05S POWER
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
PVBAT
PVBAT_CPU PAD6610
1 1 2
2
D
15UF_25V_DY
POWERPAD_2_0610
1
D
10UF_25V_5
10UF_25V_5
0.1UF_25V_2
1
C6699
C6610
C6611
C6612
+
2
2
2
VRPVCORE_HG1
8A5 IN
1
4
2
PVCORE
Q1
D1
D1
D1
G1
L6610 R6610
1 2 1 2
PHASE
Q6610
Q2
FAIRCHILD_FDMS3669S 3 4 3 4
S2
S2
G2
S2
PCMB061H-R33MS 0.002_1%_6
1
5
8
9
R7661
RSC_0603_DY
C C
1 2
VRPVCORE_LG1 C7661
8A5 IN
VRPVCORE_PH1 CSC0402_DY
8A5
2
IN
VRACPU_CSN1
OUT 8B1
VRACPU_CSP1 OUT 8C1
B B
PVCORE
330UF_2V_PANASONIC
22UF_6.3V_5
22UF_6.3V_5
22UF_6.3V_5
22UF_6.3V_5
22UF_6.3V_5
22UF_6.3V_5
22UF_6.3V_5
22UF_6.3V_5
22UF_6.3V_5
1
1
C6600
C6601
C6602
C6604
C6605
C6606
C6607
C6608
C6609
C6603
+
2
A A
INVENTEC
TITLE
VCCSA POWER
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
C6714
10PF_50V_2
C6713
1 2 1 2
1
C6717
49.9_1%_2
330PF_50V_2
4700PF_50V_2
R6719
1 R6716 2 1 2 2 R6718 1
3.3K_1%_2
1K_1%_2 1 R6754 2
2
RSC_0402_DY
D
VGG_SENSEN D
P5V0A R6763
R6759 1K_1%_2
38A2 1 2 1 2
IN
2
C6749
SHORT_0402_5
C6718
1 2
2
2200PF_50V_2
R6745 VGG_SENSEP
1
18.7K_1%_2
2.2_5%_338A2 1 R6766 2 1000PF_50V_2
1
IN
SHORT_0402_5
R6752
VRAVGG_VDD
11
2
C6742
1UF_6.3V_2
2
29
28
27
26
25
24
23
22
EN_PVGG
13D3 IN
FB
DIFFOUT
VSP
COMP
EPAD
VCC
VSN
ROSC
R6755
C6740
C 36.5K_1%_2 1 2 C
R6733 1 2
10C7 IN VRAVGG_ON 1 ENABLE ILIM 21 2 1
1.2PF_50V_2
2
C6745
CPU_PROCHOT# 2 20 4.02K_1%_2 1 2
38A8 8C7 17C2 IN VRHOT# IOUT C6739
R6743 CSC0402_DY R6751
VR_SVID_VGG_DATA 3 19 470PF_50V_2 1 2 1 2
42B3 IN SDIO CSCOMP
SHORT_0402_5 U6700
100K_1%_2
VRAVGG_ON 42A3 VR_SVID_VGG_ALERT# 4 ON_NCP81201_QFN_28P 18 1 R6749 2
VRAVGG_CSP1 11B2
1
IN ALERT# CSSUM IN
OUT 10C7
VR_SVID_VGG_CLK 5 17 1 100K_1%_2
2
42C4 IN SCLK CSREF IN VRAVGG_CSN1 11B2
1 2
13C5 OUT PVGG_PG 6 VR_RDY IMAX 16 R6747
C6716 10_1%_2
1 R6760 2 7 15 1000PF_50V_2
IN VRMP PVCC 1 2
PVBAT_VGG P5V0A
TSENSE
VBOOT
1K_1%_2 R6746 34.8K_1%_2
PGND
0.01UF_50V_2
BST
R6765 2
SW
1
1
UG
LG
SHORT_0402_15
C6747
1
VGG_TSENSE
C6743
2.2_5%_3
2.2UF_6.3V_3
VRAVGG_BST1
8
OUT VRPVGG_HG1 9
10
12
13
14
11
B B
2
2
R6715
R6750
2
VRPVGG_PH1
VRPVGG_LG1 VGG_TSENSE
0.01UF_50V_2
2 1
IN
48.7K_1%_2
1
1
VRAVGG_BST
1
0.22UF_16V_2
C6746
C6715
R6712
0_5%_2
2
2
100K_1%_NTC
1
1
8.25K_1%_2
1
R6758
R6761
11C7
OUT
OUT
2
2
11B7
11C7
A PLACE CLOSE TO HOT SPOT A
INVENTEC
TITLE
VCORE CONTROLLER
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
PVBAT
D
D
PVBAT_VGG PAD6710
1 1 2
2
POWERPAD_2_0610
10UF_25V_5
10UF_25V_5
0.1UF_25V_2
1
1
C6710
C6711
C6712
2
2
VRPVGG_HG1
10A5 IN
1
4
3
2
PVGG
Q1
D1
D1
D1
G1
L6710 R6710
1 2 1 2
PHASE
Q6710
Q2
3 1 2 4 3 4
S2
S2
FAIR_FDMS3664S_8P
G2
S2
3 4
0.002_1%_6
1
C CYNTEC_PCMB061HR22MS4R305 C
5
6
7
8
9
R7761
RSC_0603_DY
1 2
VRPVGG_LG1 C7761
10A5 IN
VRPVGG_PH1 CSC0402_DY
10A5
2
IN
VRAVGG_CSN1
OUT 10C1
VRAVGG_CSP1 OUT 10C1
B B
PVGG
22UF_6.3V_5
22UF_6.3V_5
1
1
470UF_2V
C6700
C6701
C6702
+
2
A A
INVENTEC
TITLE
VCORE MOS
DOC.NUMBER REV
A3 CS
CHANGE by XXX DATE
PCB P/N <ENG>
xxxxxxx PCB VER AX1
21-OCT-2002 SHEET of 11 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
12C7 12B7 12B2 IN VRP1V8A

0.2A
0.55A P3V3A_PRIME
P1V8A
P3V3A
P5V0A
22UF_6.3V_5
1
1
10UF_6.3V_3
C7001
1
C7000
22UF_6.3V_5
PAD60910
10UF_6.3V_3
1
2 1
C7003
C7002
2 1
10UF_6.3V_3
10UF_6.3V_3
10UF_6.3V_3
1
1
U60600 POWERPAD_2_0610
C60910
C60911
C60912
D
2
17 20 D
2
IN_3P3A IN_1P05A_0
21
2
IN_1P05A_1
18 O_3P3A
5.4A
0.05A
P1V05A
P1V5S
VRP1V5S PAD61700 VRP1V05A PAD60900
1 2 22 VRP1V05A_PH 1
L60900
2 VRP1V05A 1 2
12C7 IN 1 2 LX_1P05A_0 OUT 12D2 IN 1 2
14 SWIN_1P8A
1
PCMB061H_R47MS
470UF_2V
POWERPAD1x1m 23 POWERPAD_2_0610
C60900
C60901
22UF_6.3V_5
LX_1P05A_1
+
16
VRP1V5S 12D7
SWO_1P8A
12D8 OUT 12B2 IN VRP1V8A

1
1
10UF_6.3V_3
10UF_6.3V_3
12C7 12B7
2
19
C61700
C61710
O_1P05A
0.55A
P1V24A
VRP1V24A PAD61000 9
2
2
IN_1P5S
12C7 1 2 EN_1V05A P5V0A
IN 1 2
26
EN_1P05A IN 13B6
C POWERPAD1x1m 10 C
VRP1V24A 12C7
O_1P5S
PAD60610
VRP1V8A 2 1
22UF_6.3V_5
12C8 OUT 12B2 IN

1
1 2 1
10UF_6.3V_3
10UF_6.3V_3
10UF_6.3V_3
10UF_6.3V_3
12B7
C61000
1
C61010
12D7
POWERPAD_2_0610
0.7
C60610
C60611
C60612
P1V15A IN_1P8_0 1
7
VRP1V15
2
IN_1P24A
PAD61110 2
2
1 2 IN_1P8_1
12B7 IN 1 2
5
POWERPAD1x1m VRP1V15 12D7
O_1P24A
VRP1V8A
22UF_6.3V_5
12C8 OUT 12B2 IN

1
1
10UF_6.3V_3
12C7
C61100
C61110
VRP1V8A_PH L60600 VRP1V8A

27 1 2 12B7 12C7 12D7
LX_1P8_0 OUT
NRS5020T1R0NMGJ
22UF_6.3V_5
22UF_6.3V_5
22UF_6.3V_5
22UF_6.3V_5
22UF_6.3V_5
8 28
1
2
IN_1P15A LX_1P8_1
C60600
C60601
C60602
C60603
C60604
6 O_1P15A
B 3 B
2
O_1P8
12B3 7C8 6B1 IN VRB_VDD5 1 R60000 2

100K_5%_2
P3V3A_PRIME
43A5 17E6 14D8 12B7 43A6 IN SLP_S3#_3R 1 R60003 2 25 SLP_S0iX_B
0_5%_2_DY
10K_5%_2_DY
SLP_S3#_3R 4 11
2
43A5 17E6 14D8 12B7 43A6 IN SLP_S3_B VCC IN VRB_VDD56B1 7C8

12B7
R60001
SUS_PWR_DN_ACK 1 R60002 2 24 12
17B6 38D7 38C7 38B3 IN
1UF_6.3V_2
SUSPWRDNACK GND
1
C60209
SHORT_0402_5
1
38B3 12A8 12A7 MOIC_RSMRST 13 15

MOIC_RSMRST
PGND_EX
OUT OUT RSMRST PGND
TABLE2. MOIC VOLTAGE RAILS POWER STATUS
2
RICHTEK_RT5041AGQW_WQFN_28P
VOLTAGE RAILS S0 S0IX S3 S4/S5
D60000 V1P05A ON ON ON ON
2
V1P8 ON ON ON ON
29
NC
A 38B3 12A7 MOIC_RSMRST 3 1EC_RSMRST# 17D3

38B4
35A6
17D1
V1P5S ON ON ON ON A
IN OUT
V1P24A ON ON ON ON
BAT54_30V_0.2A
V1P15A 1.15 0.75 0.75 0.75
DB_1104 V3P3A ON ON ON ON
NOTE SW 1.8A PEAK CURRENT RATING 1A V1P8A ON ON ON ON
CON 1.8A PEAK CURRENT RATING 4.6A
1.24A PEAK CURRENT RATING 1A
1.15A PEAK CURRENT RATING 1A
1.05A PEAK CURRENT RATING 4.6A
INVENTEC
TITLE
1.5S PEAK CURRENT RATING 0.1A MODEL,PROJECT,FUNCTION
3.3A_PRIMA PEAK CURRENT RATING 0.45A Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
P3V3_LDO
SLP_S3#_3R_IC
1 R7204 2 EN_PVGG OUT
1
14D7 14B7 13B5 14D6 IN 10C8
SHORT_0402_5
R7000
P3V3AL C7203
2 1
P3V3A
10K_5%_2
0.1UF_16V_2_DY
2
1 R7246 2
EN_5V OUT
1
6B5
14B6
C7203 CLOSE TO DEVICE SIDE. Q7214 100K_1%_2 P1V35
R7104 S1 1
38C4 38C7 13C1 IN COREPWROK 2 G1
100K_5%_2_DY 6
D1 R7247
D
3
D2 3 1 2
2
2
Q7000 5 G2 10K_5%_2 D
D7000 4
EC_PW_ON#
NC
1 S2
14A4
17D3 IN G
DDR3_VCCA_PWROK OUT
3 1 L2N7002DW1T1G 33B4
P3V3A 6015B0098401
S
L2N7002WT1G
BAT54_30V_0.2A
1
10K_5%_2
1 R7245 2
R7100
10K_5%_2
2
R7003
10B7 PVGG_PG 1 R7250 2 EN_PVCORE 8C8
31A3
13B8 IN P5VAUXON 1 2 EN_3V
OUT 6D7 IN OUT
SHORT_0402_5
SHORT_0402_5
C7225
2 1
17B6 IN SB_PWRGD 1 R7243 2 COREPWROK OUT 38C7 13D3 38C4
CSC0402_DY
SHORT_0402_5
C C
P3V3AL
10K_5%_2
1 R7230 2
2
D7200
NC
3 1
MP 1
R60020
2 1
R60019
2
VRACHG_REGN
IN 5A4
3V3A_PG 1 R7206 2 1 R7252 2 EN_1V05A BAT54_30V_0.2A_DY
6C7 IN OUT 12C3 3M_5%_2 1M_5%_2
SHORT_0402_5 SHORT_0402_5
SI 0107
1
14D7 14B7 13D5 14D6 SLP_S3#_3R_IC 1 R7207 2 EN_VTT 7D6
6A5 IN 5V_PG 1 R7241 2 IN OUT 1
Q60003
56.2K_1%_2 5C6 VRACHG_CMSRC1 IN S1 R60023
SHORT_0402_5
SI 1225 G1 2
14K_1%_2
13A3 5C7 6
13C8 31A3 IN P5VAUXON
1 R7256 2
2
C7206
1
VRACHG_ACDRV1 IN 3 D1
D2
0_5%_2_DY
2
G2 5
C7205 DB_1104 0.1UF_16V_2 5C6 4
2 1 IN
C7206 close to Device side. S2
1
VRACHG_MP1 L2N7002DW1T1G
B 0.1UF_16V_2_DY R60024 B
1
10K_1%_2
D60003
R60021
1 2 3
PVADPTR
2
IN
SLP_S4#_3R 1 R7208 2 EN_VDDQ 4.7K_5%_3
13A8
17D3 43B6 IN OUT 7D6
SHORT_0402_5 DIODES_BAV99 PVPACK
2
C7207
2 1
VRACHG_ACDET IN
CSC0402_DY
D60002
C7207 close to Device side.
1 A1 A2 2
P1V35
C
BAT54C_30V_0.2A
13
470K_5%_2
2
1
R60017
R7229
C60013
10K_5%_2
0.1UF_25V_3
2
1
A 32B4 7C6 VDDQ_PG A
2
OUT Q60002
1 S1 ACPRES 17D6
G1 2 5B8
6
IN 17C2
3
3 D1
13B3 5C7 VRACHG_ACDRV1 IN D2
Q7202 G2 5
470K_5%_2
4
1
SLP_S4#_3R PM513BA
S
13B8
17D3 43B6 1
IN S2
R60018
G
6015B0145801 L2N7002DW1T1G
D
DB_1104
INVENTEC
2
2
TITLE
SEQUENCE
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
P3V3A
5
U4703
P1V8A
43A6
43A5
14D8
17E6
12B7 SLP_S3#_3R 1
+
IN
1
4 SLP_S3#_3R_IC 13B5 13D5 14B7 14D7 P5V0A P5V0A
OUT
43A6
14D8
17E6
43A5
12B7 SLP_S3#_3R 2 C7120
IN
1UF_10V_2
-
TC7SZ08FU
1
P1V8S
P5V0S
3
C7123
2
1UF_10V_2
10UF_6.3V_3
1
10UF_6.3V_5
1
C7121
2
C7102
D U7100
TML 15 PAD7103
1 VIN1 VOUT1 14 1 2 D
1 2
2 VIN1 VOUT1 13
12 1 C7122680PF_50V_2
2
SLP_S3#_3R_IC R7115 2
1 3 2 POWERPAD1X1M
14D7
14B7
13D5
13B5
14D6
2
IN 4
EN1 SS1
11
SHORT_0402_5 VBIAS GND
SLP_S3#_3R_IC 1 R7112 2 5 10 1C7101 33PF_50V_2
2
14D6
13B5
14D7
13D5
14B7 IN EN2 SS2 PAD7102
SHORT_0402_5 6 VIN2 VOUT2 9 2 2 1
1
7 8
CSC0402_DY
CSC0402_DY
VIN2 VOUT2
1
POWERPAD_2_0610
C7125
C7116
ANPEC_APL3523A_TDFN_14P
2
P3V3AL P5V0A P3V3AL
C C
1
1
P3V3A P3V3S
C7114
C7110 1UF_10V_2
10UF_6.3V_3
1UF_10V_2
1
10UF_6.3V_3
C7104
1
2
2
C7108
U7102
TML 15 PAD7104
1 VIN1 VOUT1 14 2 2 1
1
2 13 C7109 33PF_50V_2
2
VIN1 VOUT1
EN_5V 1 R7110 2 3 12 1 2 POWERPAD_2_0610
6B5 13D6
2
IN 4
EN1 SS1
11
SHORT_0402_5 VBIAS GND
SLP_S3#_3R_IC 1 R7111 2 5 10 1 2
13D5
13B5
14D6
14D7 IN EN2 SS2 PAD7101
SHORT_0402_5 6 VIN2 VOUT2 9 2 2 1
1
7 8 C7100
VIN2 VOUT2 220PF_50V_2
POWERPAD_2_0610
CSC0402_DY
CSC0402_DY
1
1
C7111
ANPEC_APL3523A_TDFN_14P
C13
B B
2
2
P3V3S
P3V3A
P1V8S
P5V0S
200_5%_2
200_5%_2
1
1
R7125
R7109
1
200_5%_2
200_5%_2
23
R29
32
R28
Q7120
Q7106
D
EC_PW_ON# 1
D
23
13D8 17D3 IN G
SLP_S3_3R 1
14A7 14A5 43A3
32
G
Q7108 IN
S
Q7114
D
S
14A5 14A2 43A3 IN SLP_S3_3R 1 G L2N7002WT1G
D
SLP_S3_3R 1 L2N7002WT1G
14A2
43A3
14A7
2
G
IN
2
S
S
L2N7002WT1G
L2N7002WT1G
2
A A
2
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
CODE
SIZE 1310xxxxx-0-0 X01
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
REFERENCE 0~49(PCB SCREW)
CPU PCB 3G
1 ST1
D 1 ST5
STANDOFF_3.1_5.5 S1 D
0.65MM 1 STANDOFF_3.1_5.5
1 ST2 SCREW260_550_1P 0.65MM
STANDOFF_3.1_5.5 1 S2 FINGER1
0.65MM 1 1
ST3 SCREW260_800_700_1P
1
1 S3 EMI_STOP_SUL_15A9M_1P
STANDOFF_3.1_5.5
0.65MM SCREW260_1000_800_1P FINGER2
ST4 S4 1 1
1 1
STANDOFF_3.1_5.5 SCREW260_550_1P EMI_STOP_SUL_15A9M_1P
0.65MM
FINGER3
1 1
1 S6 EMI_STOP_SUL_15A9M_1P
SCREW260_1000_600_1P FINGER4
1 1
EMI_STOP_SUL_15A9M_1P
C C
1 S7
SCREW300_1000_700_1P
1 FIX1 1 FIX5
FIX_MASK FIX_MASK
1 FIX2 1 FIX6
FIX_MASK FIX_MASK
1 FIX3 1 FIX7
FIX_MASK FIX_MASK
B 1 FIX4 1 FIX8 B
FIX_MASK FIX_MASK
SW500
DIP_TMG_533_Q_T_R_6P
4 4 1 1 THRM_SHUTDWN# OUT 31A4 31A8

5 2
1
2
5(GND) 2(GND)
6 6 3 3
D500
LITEON_L30ESDXVC3_2_DSOT23_3P
3
A A
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
REFERENCE 250~299(KB/TP CONN)
KEYBOARD CONN
CN251
17C3 OUT SCAN_OUT<0> 1 1
D 17C3 OUT SCAN_OUT<2> 3 3
17C3 OUT SCAN_OUT<3> 4 4 D
17B3 16B4 IN SCAN_IN<7> 17 17
17B3 16B4 IN SCAN_IN<6> 18 18
17B3 16B4 IN SCAN_IN<5> 19 19
17B3 16B4 IN SCAN_IN<4> 20 20
17B3 16B4 IN SCAN_IN<3> 21 21 G1 G1
17B3 16B4 IN SCAN_IN<2> 22 22 G2 G2
17B3 16B4 IN SCAN_IN<1> 23 23
17B3 16B4 IN SCAN_IN<0> 24 24
ACES_50503_0244N_001_24P
C C
TOUCHPAD CONN (CLICK PAD)

P3V3S P3V3A
R287 1 20_5%_2
R288 1 20_5%_2_DY
B B
SCAN_IN<7..0>
36A1 I2CO_SDA R283 1 20_5%_2 17B3 16C4 IN 0 SCAN_IN<0> D250 1 2 SFI_SFI0402ML120C_LF_SMD_2P_DY
BI 1 2
36A1 BI I2CO_SCL R284 1 20_5%_2 CN281
G2 G2 1 SCAN_IN<1> D251 1 1 2 2 SFI_SFI0402ML120C_LF_SMD_2P_DY
8 8
2 SCAN_IN<2> D252 1 2 SFI_SFI0402ML120C_LF_SMD_2P_DY
17D3
36A4 SOC_SMBDATR281 1 20_5%_2_DY I2CO_SDA_TP 7 1 2
BI SOC_SMBCLKR282 1
7
20_5%_2_DY I2CO_SCL_TP 6
17D3
36A4 BI 6
3 SCAN_IN<3> D253 1 1 2 2 SFI_SFI0402ML120C_LF_SMD_2P_DY
5 5
TP_INT# R285 1 20_5%_2 4
17D6 BI 4
R286 1 20_5%_2_DY
3 3
IM_DAT_5 2
17D3 17C2 BI 2
17D3 17C2 IM_CLK_5 1
BI 1
G1 G1 6 SCAN_IN<6> D256 1 1 2 2 SFI_SFI0402ML120C_LF_SMD_2P_DY

1
1
2
ACES_50503_0084N_001_8P 7 SCAN_IN<7> D257 1 2 SFI_SFI0402ML120C_LF_SMD_2P_DY

D281
D280
1 2
3
A A
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
REFERENCE 300~389(KBC) P3V3S
100K_1%_NTC 18.7K_1%_2
1
R351
P3V3AL P3V3AL_R P1V8A P1V8S
CLOSE PIN4
SFI0402_050E3R0PP_LF
R318
1 2
2
DPTF_THERMAL_SEN 17E6
F OUT F
10UF_6.3V_3_DY
2
2.2_5%_3
1
4.7UF_6.3V_3
CSC0402_DY
D7501
1
0.1UF_16V_2
0.1UF_16V_2
0.1UF_16V_2
0.1UF_16V_2
0.1UF_16V_2
0.1UF_16V_2
C313
C300
C301
C302
C303
C304
C312
C306
R352
C351
FOR ESD PROTECT
1
2
2
P1V8A P3V3AL_R P3V3AL_EC P1V8S
P3V3AL 0.016A P3V3AL_EC
1 L300 2
115
102
FBM_11_160808_121T 0.001A
10UF_6.3V_3_DY
19
46
76
88
1
4
0.1UF_16V_2
P3V3S
C314
C305
U301
AVCC
VCC2
VCC3
VCC1.8
VCC4
VDD1.8
VCC1
H L
SFI0402_050E3R0PP_LF
38B7
38D7
26A7 17E3 PCI_3S_SERIRQ
2
2
IN
R332
HW_I_ADC 97 7 PLT_RST# 14 11
2
10K_5%_2_DY 5B7 IN GPIO90/AD0 LRESET#/GPIOF7
IN 38B1 21B2 26B6
LCM_VDDEN_1V8 98 2 CLK_KBPCI
D7503
34D7
34B6 IN GPIO91/AD1 LCLK/GPIOF5
BI 38B8
E 5D4 BATT_IN 99 3 LPC_3S_FRAME# 38B7 26C6
21B2 KB MACHINE ID E
2
IN LCM_VDDEN
GPIO92/AD2 LFRAME#/GPIOF6
LPC_3S_AD<3>
BI
AGND_KBC 27C5 OUT 100 GPIO93/AD3 LAD3/GPIOF4 1
BI 38B7 26C6
21B6 P3V3S
17F4 DPTF_THERMAL_SEN 108 128 LPC_3S_AD<2> 38B7 26C6
21B6 P3V3AL
IN LCM_BKLTEN_1V8 96
GPIO05/AD4 LAD2/GPIOF3
127 LPC_3S_AD<1>
BI
34B6 38B7 26C6
21B6 P1V8S
10K_5%_2_DY
1
IN GPIO04/AD5 LAD1/GPIOF2
BI
2
10K_5%_2
EC_MUTE# 95 126 LPC_3S_AD<0>
R390 2
P3V3AL 18B6 OUT GPIO03/EXT_PURST#/AD6 LAD0/GPIOF1
BI 38B7 26C6
21B6
SERIRQ/GPIOF0 125 PCI_3S_SERIRQ BI 26A7 38D7
17E1
38B7
1 R350
1 R4649 2
10K_5%_2
101 GPIO94/DA0 GPIO11/CLKRUN# 8 PCI_3S_CLKRUN# OUT 26B6
38B7
R346 105 9 EC_SMI# 43D6
2 1 EC_PWRSW# SLP_S3#_3R 106
GPIO95/DA1 GPIO65/SMI#
29
OUT TP24 1
OUT 17D3
43C3 43A5 14D8 12B7 43A6 IN GPIO96/DA2 ECSCI#/GPIO54
EC_BKLTEN 107 124 TP327
27C5
1
100K_5%_2 OUT GPIO97/DA3 GPIO10/LPCPD#
121 EC_PMU_BATLOW#
GPIO85/GA20
OUT 43B3
122 KBRST# 36B1
TP24
1 114
KBRST#/GPIO86
OUT
GPIO16
TP301 APP_GLED# 6
2
10K_5%_2
27A6 OUT GPIO24
P1V8A P3V3A 27A8 OUT APP_RLED# 109 GPIO30/F_WP# GPIO52/PSDAT3/RDY# 27 TP24

1 TP303 EC_RSMRST#
ACPRESENT 14 25 EC_RSMRST# OUT 17D3
12A6
38B4
35A6
1 R391
38D4 IN GPIO34 GPIO50/PSCLK3/TDO
OUT 17D1
12A6
38B4
35A6
1
PWRBTN_LED# 15 11 PVCORE_PG 8B7
100K_5%_2
OUT CAM_PWR# 80
GPIO36 GPIO27/PSDAT2
10 USB_OC#_3
IN
27B5 OUT GPIO41/F_WP# GPIO26/PSCLK2
IN 23C3
R333
D_RLED# 26 71 IM_DAT_5 16B7 17C2
IN GPIO51/N2TCK GPIO35/PSDAT1
BI
2
2
10K_5%_2
10K_5%_2
TP24
1 123 72 IM_CLK_5 16A7 17C2
ACPRES TP302 73
GPIO67/N2TMS GPIO37/PSCLK1
BI
13A2 5B8
17C2 IN EC_WLAN_PCIE_WAKE# GPIO70
1
1 R310
1 R311
2
21B6 74
IN TP_INT# 1 2 75
GPIO71
70 EC_SMB1_CLK
Q310 17D6 16B7 OUT GPIO72 GPIO17/SCL1/N2TCK
BI 5D3 17D2
G
R312 0_5%_2_DY 69 EC_SMB1_DATA 5D3 17D2

GPIO22/SDA1/N2TMS
EC_SMB2_CLK
BI
TP_INT#_SOC 2 3 TP_INT# GPIO73/SCL2/N2TCK 67
BI 5A7 17D2
36B5 OUT S D
IN 16B7 17D6
21C1 17D2 AOAC_ON# 104 68 EC_SMB2_DATA 5A7 17D2 P3V3AL
OUT LID_SW#_3 94
GPIO80/VD_IN1 GPIO74/SDA2/N2TMS
119 HD_LED#
BI
RU1C001UNTCL 26D8 OUT GPIO07/AD7/VD_IN2 GPIO23/SCL3A/N2TCK
BI
D 110 GPIO82/IOX_LDSH/VD_OUT1 GPIO31/SDA3A/N2TMS 120 D
112 GPIO47/SCL4A/N2TCK
24 R314 1 20_5%_2_DYSOC_SMBCLK 16B8
36A4 17D3 5D3 EC_SMB1_CLK R322 2 1 3.3K_5%_2
GPIO84/IOX_SCLK/VD_OUT2
28 R313 1 20_5%_2_DYSOC_SMBDAT
BI BI
P3V3AL GPIO53/SDA4A/N2TMS
BI 36A4
16B8
17D3 5D3 EC_SMB1_DATA R321 2 1 3.3K_5%_2
44D4 USB_RST# 117 17 SB_USB_1 24D3 BI
PWR_SWIN#_3
OUT GPIO20/TA2/IOX_DIN_DIO GPIO42/TCK
SLP_S4#_3R
OUT EC_SMB2_CLK
26D8 IN 93 GPIO06/EXT_PURST#/IOX_DOUT GPIO43/TMS 20
IN 43B6 13A8
13B8 17D3 5A7 BI R317 2 1 1.8K_5%_2
21 H_PROCHOT_EC 17B1
2 R301 1 GPIO44/TDI
OUT 17D3 5A7 EC_SMB2_DATA R316 2 1 1.8K_5%_2
GPIO46/TRST# 23 SB_USB_3 23C7OUT BI
10K_5%_2 EC_SPI_CS0# 2 33_5%_2 EC_SPI_R_CS0#
35A8 OUT R343 1 90 F_CS0# P3V3_LDO
35A8 EC_SPI_CLK R342 1 2 33_5%_2 EC_SPI_R_CLK 92
OUT F_SCK
EC_PWRSW#
35B6
35A1 SPI_SI_IO0 R341 1 2 33_5%_2 EC_SPI_SI_IO0 87 79 43C3
17E7
OUT SPI_SO_IO1 2 33_5%_2 EC_SPI_SO_IO1
F_SDIO GPIO02/SPI_CS#
EC_PW_ON#
OUT AOAC_ON#
35B8
35A1 IN R340 1 86 F_SDI GPIO75/SPI_SCK 82
OUT 13D8
14A4 21C1 17D6 BI R334 2 1 10K_5%_2
TP24
1 91 84 TP24
1
TP329 GPIO81/F_WP# GPIO77/SPI_MISO
TP304 17B6 VCC_POR# R320 2 1 100K_5%_2
77 83 APP_BLED# 27A3 OUT
GPIO00/EXTCLK GPIO76/SPI_MOSI
OUT ACPRES
17D6
13A2 5B8 OUT R323 2 1 10K_5%_2
EC_SMB1 EC_SMB2
44 VCORF
1.BATTERY 1.CHARGE
AGND
GND1
GND2
GND3
GND4
GND5
GND6
1
C310
WINB_NPCE985LB1DX_LQFP_128P P3V3A
1UF_6.3V_2
18
45
78
89
116
5
103
17D3 16B7 IM_DAT_5 R308 1 2 47K_5%_2
BI IM_CLK_5
17D3 16A7 BI R309 1 2 47K_5%_2
PAD319
2 2 1
1
C POWERPAD1X1M C
AGND_KBC
U301 38A8 10C7 8C7 OUT CPU_PROCHOT#
3
SCAN_OUT<17..0> 16C4 16D4 Q300
WLON 31 53 SCAN_OUT<0> 0
OUT
21B2 OUT GPIO56/TA1 KBSOUT0/GPOB0/JENK#
D
TP24
1 63 52 SCAN_OUT<1> 1 G 1 H_PROCHOT_EC 17D3
TP305 SUS_PWR_DN_ACK 64
GPIO14/TB1 KBSOUT1/GPIOB1/TCK
51 SCAN_OUT<2> 2
IN
12A7 38D7 38C7 38B3 IN GPIO01/TB2 KBSOUT2/GPIOB2/TMS
1
50 SCAN_OUT<3> 3
S
KBSOUT3/GPIOB3/TDI
24C1 USB_OC#_1 32 49 SCAN_OUT<4> 4 L2N7002WT1G R324
IN SB_PWRGD 118
GPIO15/A_PWM KBSOUT4/GPOB4/JEN0#
48 SCAN_OUT<5> 5
13C3 100K_5%_2
2
OUT BAT_OLED# 62
GPIO21/B_PWM KBSOUT5/GPIOB5/TDO
47 SCAN_OUT<6> 6
26D8 OUT GPIO13/C_PWM KBSOUT6/GPIOB6/RDY#
26D8 PWR_WLED# 65 43 SCAN_OUT<7> 7
OUT GPIO32/D_PWM KBSOUT7/GPIOB7
2
36D7 36B5 EC_SCI# 22 42 SCAN_OUT<8> 8
IN GPIO45/E_PWM KBSOUT8/GPIOC0
SCAN_OUT<9> 9
26D8 IN BAT_WLED# 81 GPIO66/G_PWM KBSOUT9/GPOC1/SDP_VIS# 41
18B1 BEEP 66 40 SCAN_OUT<10>
10
OUT GPO33/H_PWM/VD1_EN# KBSOUT10&P80_CLK/GPIOC2
SCAN_OUT<11>
26D8 IN PWR_OLED# 16 GPIO40/F_PWM/1_WIRE KBSOUT11&P80_DAT/GPIOC3 39 11
KBSOUT12/GPO64/TEST# 38 SCAN_OUT<12>
12
37 SCAN_OUT<13>
13
FLASH_OVERRIDE KBSOUT13/GP(I)O63/TRIST#
B 36D7
36B5
36C7 111 36 SCAN_OUT<14>
14 B
OUT BTIFON 113
GPIO83/SOUT_CR KBSOUT14/GP(I)O62/XORTR#
35 SCAN_OUT<15>
21B2 OUT GPIO87/CIRRXM/SIN_CR KBSOUT15/GPIO61/XOR_OUT 15
GPIO60/KBSOUT16 34 SCAN_OUT<16>
16
GPIO57/KBSOUT17 33 SCAN_OUT<17>
17
21B6
43D3 PCIE_WAKE# 1 R325 2 30
OUT GPIO55/CLKOUT/IOX_DIN_DIO
54 SCAN_IN<0> SCAN_IN<7..0>
0_5%_2_DY KBSIN0/GPIOA0/N2TCK 0
IN 16B4 16C4
KBSIN1/GPIOA1/N2TMS 55 SCAN_IN<1> 1
17D2 VCC_POR# 85 56 SCAN_IN<2> 2
IN EXT_RST# KBSIN2/GPIOA2
57 SCAN_IN<3>
KBSIN3/GPIOA3 3
KBSIN4/GPIOA4 58 SCAN_IN<4> 4
13 PECI KBSIN5/GPIOA5 59 SCAN_IN<5> 5
12 VTT KBSIN6/GPIOA6 60 SCAN_IN<6> 6
KBSIN7/GPIOA7 61 SCAN_IN<7> 7
1
WINB_NPCE985LB1DX_LQFP_128P
0.1UF_16V_2
C316
2
A A
INVENTEC
TITLE
EC
SIZE CODE DOC.NUMBER REV

CHANGE by XXX DATE C CS 1310xxxxx-0-0 X01
PCB P/N <ENG>
xxxxxxx AX1
PCB VER 21-OCT-2002 SHEET of 17 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
REFERENCE 500~549(AUDIO CODEC) C501

1 2
10UF_6.3V_5 P5V0S P5V0S_AUDIO_AVDD
AGND_AUDIO
2.2UF_6.3V_2
1 R531 2 AGND_AUDIO
1
R500
1 2
1 C503
100K_5%_2
C502
P1V5S 1UF_6.3V_2
PAD503 1 2 SHORT_0603_25
1 2 BLM18PG121SN1(6014B0041601_0603)
2
1 2 C511
10UF_6.3V_3
1
POWERPAD1X1M P3V3S
D HP_R
C513
OUT 19B5
2
HP_L 19B5
D
OUT
1UF_6.3V_2
LINE1_REF_L
1
OUT 19C5
10UF_6.3V_3
2
LINE1_REF_R
C532
OUT 19B5
MIC2_REF 19D6
19C6 P5V0S_AUDIO_AVDD
OUT
AGND_AUDIO
1
P5V0S
36
35
34
33
32
31
30
29
28
27
26
25
1
0.1UF_16V_2
4.7UF_10V_3
SHORT_0603_25
1
U500
C504
R513 P5V0S_PVDD
C505
1 2 D501
10UF_6.3V_5_DY
0.1UF_16V_2_DY
HP-OUT-L
CPVDD
CBN
HP-OUT-R
LINE1-VREFO-L
LINE1-VREFO-R
MIC2-VREFO
VREF
10UF_6.3V_3
CPVEE
LDO1-CAP
AVDD1
AVSS1
0.1UF_16V_2
2
1
2
AMC_AZ2015_01H_SOD523_2P_DY
1
C515
C514
C522
C519
37 CBP LINE2-L 24
AGND_AUDIO 38 ANALOG 23
2
2
AVSS2 LINE2-R
2
C512 AGND_AUDIO
C 1 2 39 LDO2-CAP LINE1-L 22 LINE1_L BI 19C5 C
10UF_6.3V_3 40 AVDD2
DIGITAL LINE1-R 21 LINE1_R BI 19B5 P3V3AL
41 20 1 R514 2
PVDD1 NC
R509 0_5%_3 SHORT_0402_15
19A8 SPK_OUT_R_L_P 1 2 SPK_OUT_L_P 42 19 C531 1 2 4.7UF_6.3V_3
C523 OUT
R508 0_5%_3
SPK-L+ MIC-CAP
AGND_AUDIO
2 1
19A8 OUT SPK_OUT_R_L_N 1 2 SPK_OUT_L_N 43 SPK-L-
(THERMAL PAD 3X3 VIAS) MIC2-R/SLEEVE 18 SLEEVE BI 19D6
CSC0402_DY R510 0_5%_3
19A8 OUT SPK_OUT_R_R_N 1 2 SPK_OUT_R_N 44 SPK-R- MIC2-L/RING2 17 RING2 BI 19B6
C524 R511 0_5%_3
2 1 19A8 OUT SPK_OUT_R_R_P 1 2 SPK_OUT_R_P 45 SPK-R+ MONO-OUT 16
46 15 1 R501 2
CSC0402_DY PVDD2 SPDIFO/FRONT JD/GPIO3
C525 PLACEMENT CLOSE TO CODEC 20K_1%_2_DY AGND_AUDIO

10UF_6.3V_3
47 14
0.1UF_16V_2
PDB MIC2/LINE2 JD
1
2 1
GPIO0/DMIC-DATA
R502 HPS
GPIO1/DMIC-CLK
48 13 1 2
C521
C520
IN 19B2
CSC0402_DY SPDIF-OUT/GPIO2 HP/LINE1 JD
17E6 IN EC_MUTE# 200K_5%_2
P3V3S
SDATA-OUT
LDO3-CAP
SDATA-IN
BIT-CLK
DVDD-IO
PCBEEP
RESETB
DC_DET
DVDD
SYNC
2
2
49 1 R504 2
AGND_AUDIO
TML
B B
100K_5%_2
REA_ALC233_VB2_CGT_MQFN_48P1 R515 2 1 R520 2 BEEP IN 17B6
C507 1K_5%_2 SHORT_0402_5
P3V3S 1 2 1 R505 2 1 R521 2 PCSPKR 35C3
IN
2
3
4
5
6
7
8
9
10
12
1
11
1K_5%_2 SHORT_0402_5 C506
0.1UF_16V_2 2 1
1
10UF_6.3V_3
CSC0402_DY
0.1UF_16V_2
10UF_6.3V_3
1
TIED UNDER OR NEAR CODEC
C530
1 R503 2
C517
C516
1K_5%_2_DY
PAD500
1 2
1 2 HDA_RST# 35C2
2
IN
2
HDA_SYNC
2
POWERPAD1X1M 35C2
IN
HDA_R_SDIN0 1 R507 2 HDA_SDIN0 IN 35C2
PAD501 75_5%_2
1 2
1 2 HDA_R_BITCLK 1 R506 2 HDA_BITCLK IN 35C2
POWERPAD1X1M 0_5%_2 HDA_SDOUT IN 35C2
27A8 BI MIC_IN_DATA
PAD502 R512
27A8 BI MIC_IN_CLK1 2 MIC_IN_CLK_R
P1V5S
1 2
A 1 2
100_5%_2
A
POWERPAD1X1M
22PF_50V_2
1
22PF_50V_2_DY
10UF_6.3V_3
0.1UF_16V_2
C18
1
1
1
C510
C509
C508
2
AGND_AUDIO RESERVE FOR EMI

INVENTEC
2
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
CHANGE by <ENG>
XXX DATE 21-OCT-2002
PCB P/N xxxxxxx PCB VER AX1
<VER> SHEET 18 of 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
REFERCE 600~649(JACK/MIC/SPEAKER)
AUDIO JACKS
MIC2_REF IN 18D2
19C6
2
R600
D 2.2K_5%_2
D
1
L600
19B2 BI MIC 1 2 SLEEVE BI 18C2
BLM15AG121SN1D_500MA
CSC0402_DY
1
LITEON_L30ESDXVC3_2_DSOT23_3P_DY
C605
D600
2
3
2
EMI CAPACITORS TO CLOSE TO JACK SIDE
AGND_AUDIO
AGND_AUDIO
C MIC2_REF 18D2 19D6

C
IN
2
18D2 IN LINE1_REF_L 1 R606 2

R601
4.7K_5%_2
2.2K_5%_2 C602
18C2 LINE1_L 1 2
1
IN
4.7UF_6.3V_3 JACK600
L601 R605 19D8 BI MIC 3 3M/G
19B2 BI RING2_CONN 1 2 RING2 BI 18C2 18D2 IN HP_L 1 2 1 1L/R
BLM15AG121SN1D_500MA
22_5%_2 HPS 5
18B1 OUT 5
CSC0402_DY
6
1
R604 6
18D2 IN HP_R 1 2 2 2R/L
C604
19B8 BI RING2_CONN 4 4G/M

22_5%_2 MS MS
LINE1_REF_R 1 R607 2
1
18D2
0_5%_2_DY
IN
2
4.7K_5%_2 SINGA_2SJ3095_078111F_6P
470PF_50V_2_DY
470PF_50V_2_DY
R610
C603
1
B EMI CAPACITORS TO CLOSE TO JACK SIDE 18C2 LINE1_R 1 2 B
IN
C601
C600
4.7UF_6.3V_3
2
AGND_AUDIO
2
AGND_AUDIO
AGND_AUDIO
RESERVE FOR EMI

INTERNAL SPEAKERS AGND_AUDIO
NOTE:SPK TRACE SHOULD 30~40 MILS WIDTH CN600
18B7 IN SPK_OUT_R_R_P 1 1
18C7 IN SPK_OUT_R_R_N 2 2
18C7 IN SPK_OUT_R_L_N 3 3 G G1
18C7 IN SPK_OUT_R_L_P 4 4 G G2
A LCN_AWM10_0429980_0004_4P A
CSC0402_DY
CSC0402_DY
CSC0402_DY
CSC0402_DY
1
CSC0402_DY
CSC0402_DY
1
1
C611
C610
C609
C608
C606
C607
2
2
2
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
RESERVE FOR EMI, PLACEMENT NEAR CONNECTOR SIZE CODE 1310xxxxx-0-0 X01
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
20B8 20B4 SD_D3

BI
20A8 20A4 SD_D2
BI
C901
2 1
1UF_6.3V_2
19
24
23
22
21
20
U900
V18
XD_D7
SP14
SP13
SP12
SP11
D 6.2K_1%_2 1
R900 2 CARD_REF 1 RREF SP10 18 SD_CMD BI 20B4 20B8
37C4 BI USB_CR_DN 2 DM GPIO0 17 RESERVE FOR EMI D
37C4 BI USB_CR_DP 3 DP SP9 16
4 3V3_IN SP8 15 SD_R_CLK1 R901 2 SD_CLK BI 20A6
5 CARD_3V3 SP7 14 0_5%_2
P3V3S_CR 6 SDREG SP6 13 SD_CD# BI 20A3 20A6
P3V3S
1 R902 SD_CLK1
XD_CD#
2 20B3
BI
0_5%_2
SP1
SP2
SP3
SP4
SP5
25 GND
0.1UF_16V_2_DY
REA_RTS5170_GRT_QFN_24P
1
1
0.1UF_16V_2
4.7UF_6.3V_3
6.8PF_50V_2_DY
1UF_6.3V_2
1
7
8
9
10
12
11
1
1
C900
C903
D901
C902
C907
C904
C908
SFI_SFI0402ML120C_LF_SMD_2P_DY
2
2
6.8PF_50V_2_DY
2
2
2
SD_D0
2
BI 20A4 20A8
SD_D1 BI 20A4 20A8
SD_WP BI 20A3 20A6
C C
P3V3S_CR
1
1
1
1
D902
C905 C906
SFI_SFI0402ML120C_LF_SMD_2P_DY 0.1UF_16V_2
4.7UF_6.3V_3
2
P3V3S_CR
B B
CN901
20D6 20B8 SD_D3 R915 1 2 0_5%_2 SD_D3_2 1
BI CD/DATA3
CN900 20D3 20B8 BI SD_CMD R916 1 2 0_5%_2 SD_CMD_2 2 CMD
20D6 20B4 SD_D3 R910 1 2 0_5%_2 SD_D3_1 1 3
BI CD/DATA3 VSS1
20D3 20B4 BI SD_CMD R911 1 2 0_5%_2 SD_CMD_1 2 CMD 4 VDD
3 VSS1 20D3 BI SD_CLK1 5 CLK
4 VDD 6 VSS2
20D3 SD_CLK 5 20C4 20A8 SD_D0 R917 1 2 0_5%_2 SD_D0_2 7
BI CLK BI DAT0
6 20C4 20A8 SD_D1 R918 1 2 0_5%_2 SD_D1_2 8 G1
VSS2 BI DAT1 G1
20C4 20A4 SD_D0 R912 1 2 0_5%_2 SD_D0_1 7 20D6 20A8 SD_D2 R919 1 2 0_5%_2 SD_D2_2 9 G2
BI DAT0 BI DAT2 G2
20C4 20A4 SD_D1 R913 1 2 0_5%_2 SD_D1_1 8 G1 20D3 20A6 SD_CD# 10 G3
BI DAT1 G1 BI CD G3
20D6 20A4 SD_D2 R914 1 2 0_5%_2 SD_D2_1 9 G2 20C4 20A6 SD_WP 11 G4
BI DAT2 G2 BI WP G4
20D3 20A3 BI SD_CD# 10 CD G3 G3
20C4 20A3 BI SD_WP 11 WP G4 G4
TAITWUN_PSDATG_11GLBS1NN4H1_11P
TAITWUN_PSDATG_11GLBS1NN4H1_11P
A A
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
WIFI AND
REFERENCE DEBUG CARD CO-LAYOUT CONNECTOR
1300~1349(WLAN)
SUPPORT AOAC:OPEN SUPPORT AOAC:STUFF

P3V3S
P3V3A
0_5%_5
R1301
6
5
4
FDC638APZ_DY
D
S
D
1
P3V3_CARD
Q1300
C1307
1
CSC0402_DY
G
CN1300 C1302 C1301
2
C1306
2
3
1
0.1UF_16V_2 10UF_6.3V_3 CSC0402_DY
1 GND1
USB_WLAN_DP
2
44C3
44D6 3 2
2
BI USB_D+ 3P3VAUX1
44C3
44D6 BI USB_WLAN_DN 5 USB_D- 3P3VAUX2 4
7 GND2 LED1* 6 WLAN_LED# OUT 27B8 AOAC_ON# IN 17D2 17D6
9 SDIO_CLK PCM_CLK 8
11 SDIO_CMD PCM_SYNC 10
13 SDIO_DAT0 PCM_IN 12
15 SDIO_DAT1 PCM_OUT 14
1
17 SDIO_DAT2 LED2* 16 BT_LED# OUT 27B8
19 SDIO_DAT3 GND3 18 C1303 C1304
21 SDIO_WAKE UART_WAKE 20
23 SDIO_RESET UART_RX 22 10UF_6.3V_3 0.1UF_16V_2
2
C C
CS KEY E PS
33 GND4 UART_TX 32
35D7 PCIE_WLAN_TX_C_DP 35 34
IN PETP0 UART_CTS
35D7 PCIE_WLAN_TX_C_DN 37 36
IN 39
PETN0 UART_RTS
38
GND5 RSRVD1
35D7 PCIE_WLAN_RX_DP 41 40
OUT PERP0 RSRVD2
35D7 PCIE_WLAN_RX_DN 43 42
OUT 45
PERN0 RSRVD3
44
GND6 COEX3
35C6 CLK_PCIE_WLAN_DP 47 46
IN REFCLKP0 COEX2
35C6 CLK_PCIE_WLAN_DN 49 48
IN 51
REFCLKN0 COEX1
50
GND7 SSCLK
43B3 IN CLKREQ_WLAN# 53 CLKEQ0* PERSTO* 52 PLT_RST# IN 38B1 17E3 21B2 26B6
55 54 BTIFON 17B6
R1302 2
PEWAKE0* RSRVD/W_DISABLE2* IN
17D6 EC_WLAN_PCIE_WAKE#1 57 56 WLON 17C6
BI GND8 W_DISABLE1* IN
0_5%_2_DY
PCIE_WAKE# R1306 CS PS
17B6
43D3 2 1
B BI B
0_5%_2
59 RESERVED_2ND_PETP1 I2C_DATA 58
61 RESERVED_2ND_PETN1 I2C_CLK 60
63 GND9 ALERT 62
26C6
38B7 17E3 IN LPC_3S_AD<0> 65 RESERVED_2ND_PERP1 RSRVD4 64
26C6
38B7 17E3 IN LPC_3S_AD<1> 67 RESERVED_2ND_PERN1 RSRVD5 66 PLT_RST#
IN 38B1 17E3 21B2 26B6
69 68 CLK_PCI_DEBUG 38B8
GND10 RSRVD6 IN
26C6
38B7 17E3 IN LPC_3S_AD<2> 71 RSRVD7 RESERVED 70 LPC_3S_FRAME#
IN 17E3 38B7
26C6
38B7
26C6 17E3 IN LPC_3S_AD<3> 73 RSRVD8 3P3VAUX3 72
75 GND11 3P3VAUX4 74
1
G1 G1 G2 G2
C1305
LOTES_APCI0062-P001A_NGFF_E_KEY_75P
CSC0402_DY
2
RESERVE FOR EMI
A A
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
REFERENCE 1400~1499(3G)
D
3G D
C C
B B
A A
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
REFERENCE 2000~2099(USB)
P5V0A
D
PAD2000 P5V0A_USB_PW1 D
1 1 2
2
2.2UF_6.3V_3
1
1
POWERPAD_2_0610
C2001
C2000
22UF_6.3V_5_DY P5V0A_USB2
2
U2000
1 GND OUT 8
2 7
1
IN OUT
3 6
SB_USB_3 4
IN OUT
5 C2002 C2003
R2000
17D3 IN EN(EN#) OC#
22UF_6.3V_5
0.1UF_16V_2
RSC_0402_DY
1
ROHM_BD82032FVJ_GE2_MSOP_8P
2
C2004
CSC0402_DY
P3V3AL
C C
1
R2001
10K_5%_2
USB_OC#_3
17D3
2
OUT
B B
P5V0A_USB2
CN2002
1 1
37C4 BI USB_P2_DN 2 2
37C4 BI USB_P2_DP 3 3 G G1
4 4 G G2
ACER_50505_0044N_002_4P
A A
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
REFERENCE 2400~2499(USB3.0)
L2432
37C7 BI USB3_PCH_RX1_DP USB3_SSRX1_DP BI 24B6
37C7 BI USB3_PCH_RX1_DN 1 4 USB3_SSRX1_DN BI 24C5
2 3
WCM_2012SHS_850T
USB3.0 FROM PCH
P5V0A_USB1
L2440
D 37C7 BI USB3_PCH_TX1_DP C2441 1 2 0.1UF_16V_2 USB3_SSTX1_C_DP USB3_SSTX1_L_DP BI 24B6
USB3_PCH_TX1_DN 2 0.1UF_16V_2 1
USB3_SSTX1_C_DN 4 USB3_SSTX1_L_DN BI
37C7 BI C2440 1
2 3
24B6 D
WCM_2012SHS_850T P5V0A
USB3.0 FROM PCH
CURRENT LIMIT 2.5A
U2406
1 GND OUT 8
2 IN OUT 7
3 6 P3V3AL
USB3.0 P5V0A_USB1 SB_USB_1 4
IN OUT
5
47UF_6.3V_5_DY
17D3 IN EN(EN#) OC#
2.2UF_6.3V_3
P5V0A_USB1
1
C2456
C2457
ROHM_BD82032FVJ_GE2_MSOP_8P
R2410
10K_5%_2
2
1 D2409 6
I/O 1 I/O 4
2 GND VDD 5
3 I/O 2 I/O 3 4
AMC_AZC099_04S_R7G_SOT23_6P USB_OC#_1 OUT
C C
1
C2427
C2432
C2426
0.1UF_16V_2 1000PF_50V_2
22UF_6.3V_5
USB2.0 FROM PCH CN2401
2
1 VBUS
USB_P0_DN 1 L2404 4 USB_P0_L_DN 2
37C4 BI D-
37C4 BI USB_P0_DP 2 3 USB_P0_L_DP 3 D+
4 GND
MCF12102G900-T
BI USB3_SSRX1_DN 5 SSRX- G1 G1
6 G2
24D5
24D4
BI
BI
USB3_SSRX1_DP
USB3_SSTX1_L_DN
7
8
9
SSRX+
GND
SSTX-
SSTX+
G2
G3
G4
G3
G4 USB 3.0 CONNECTOR
24D4 BI USB3_SSTX1_L_DP ALLTOP_C107MK_9093D_L_9P
D2406
1 Line-1 NC 10
2 Line-2 NC 9
B 3 GND GND 8 B
4 Line-3 NC 7
5 Line-4 NC 6 DGND_HDMI DGND_USB3
AMAZING_AZ1045_04F_R7G_10P
A A
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
C CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
P1V8S
1
10K_5%_2_DY
10K_5%_2_DY
10K_5%_2_DY
10K_5%_2_DY
10K_5%_2_DY
10K_5%_2_DY
10K_5%_2_DY
10K_5%_2_DY
P3V3S
R4665
R4666
R4667
R4668
R4669
R4672
R4673
R4674
R3954
1 2
0_5%_3_DY
0.1uF_16V_2
0.1uF_16V_2
1
1
2.2UF_6.3V_2
2.2UF_6.3V_2
P3V3A
C3957
C3956
C3955
C3954
U3950 1 R3966 2
MMC1_D0 A3 E6 0_5%_3
34B2
2
2
2
Vcc
D IN DAT0
34B2 IN MMC1_D1 A4 DAT1 Vcc F5
34B2 MMC1_D2 A5 Vcc J10 D
IN DAT2
34B2 IN MMC1_D3 B2 DAT3 Vcc K9
34B2 IN MMC1_D4 B3 DAT4
34B2 IN MMC1_D5 B4 DAT5
34B2 IN MMC1_D6 B5 DAT6 Vss A6
34B2 MMC1_D7 B6 E7 P1V8A
IN DAT7 Vss
G5
Vss
H10 1 R3964 2
Vss
34B2
25C6 IN MMC1_CMD M5 CMD Vss J5 0_5%_3
34B2 IN MMC1_CLK 2 R3955 1 MMC1_CLK_R M6 CLK Vss K8
0_5%_2 H5 DS P1V8S
35D2
25C6 IN MMC1_RST# K5 RST_n
C6 1 R3990 2
VccQ
CSC0402_DY
M4 0_5%_3_DY
12PF_50V_2
VccQ
10K_5%_2_DY
1
0.1uF_16V_2
0.1uF_16V_2
1
1
A7 N4
1
2.2UF_6.3V_2
2.2UF_6.3V_2
RFU VccQ
C3958
E5 P3
R3965
C3960
RFU VccQ
C3953
C3952
C3951
C3950
E8 VSF VccQ P5
P1V8S P3V3S G3 RFU
G10 VSF
2
K6 C4
2
RFU VssQ
0_5%_2_DY
0_5%_2_DY
1 R3950 2
1 R3951 2
K7 RFU VssQ N2
K10 VSF VssQ N5
C P7 NC VssQ P4 C
P10 VSF VssQ P6
R3965 STUFF WHEN SUPPORT V5.0 (HS400)
E9 VSF VDDI C2
R3962 E10
0.1uF_16V_2
2 MMC1_CMD VSF
1
1 25D6
34B2
IN F10 VSF
10K_5%_2_DY
C3959
R3963
1 2 MMC1_RST# SK_HYNIX_H26M64103EMR_TFBGA_153P
IN 25C6
35D2
10K_5%_2_DY
2
U3950
B A1 NC NC D3 B
A2 NC NC D4
A8 NC NC D12 U3950
A9 NC NC D13
A10 NC NC D14 J12 NC NC M12
A11 NC NC E1 J13 NC NC M13
A12 NC NC E2 J14 NC NC M14
A13 NC NC E3 K1 NC NC N1
A14 NC NC E12 K2 NC NC N3
B1 NC NC E13 K3 NC NC N6
B7 NC NC E14 K12 NC NC N7
B8 NC NC F1 K13 NC NC N8
B9 NC NC F2 K14 NC NC N9
B10 NC NC F3 L1 NC NC N10
B14 NC NC G1 L13 NC NC N14
C1 NC NC G2 L14 NC NC P1
C3 NC NC G12 M1 NC NC P2
C8 NC NC H1 M7 NC NC P11
A C10 NC NC H3 M9 NC NC P13 A
C12 NC NC H13 M11 NC
C13 NC NC H14
C14 NC NC J1
D1 J2 SK_HYNIX_H26M64103EMR_TFBGA_153P
NC NC
D2 NC NC J3
SK_HYNIX_H26M64103EMR_TFBGA_153P
Vender SIZE IEC PN INVENTEC

SK HYNIX_H26M64103EMR 32G 6019B1257601 TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
P5V0A P3V3AL
1 CN245
1
2 2
17D6 PWR_SWIN#_3 3
IN 3
17D6 IN LID_SW#_3 4 4
17B6 BI PWR_WLED# 5 5
17B6 BI BAT_OLED# 6 6
17B6 BI BAT_WLED# 7 7
17B6 BI PWR_OLED# 8 8
9 9 G G1
10 10 G G2
ACES_50503_0104N_001_10P
D
D
P3V3A
4.7UF_6.3V_3_DY
0.1UF_16V_2_DY
1
1
P3V3S
C3504
C3505
4.7UF_6.3V_3_DY
0.1UF_16V_2_DY
0.1UF_16V_2_DY
0.1UF_16V_2_DY
1
1
C3500
C3501
C3502
C3503
2
19
10
24
2
5
10K_5%_2_DY
2
2
C C
R3513
U3500
VSB
VDD3
VDD2
VDD1
PLACEMENT TO REDUCE STUB
1
38B7
21B6 17E3 LPC_3S_AD<3> R3503 1 2 0_5%_2_DY TPM_LPC_AD<3> 17 7
IN LPC_3S_AD<2>
LAD3 PP
38B7
21B6 17E3 IN R3504 1 2 0_5%_2_DY TPM_LPC_AD<2> 20 LAD2/SPI_IRQ# GPX/GPIO2 6
38B7
21B6 17E3 LPC_3S_AD<1> R3505 1 2 0_5%_2_DY TPM_LPC_AD<1> 23 2
IN LPC_3S_AD<0>
LAD1/MOSI SCL/GPIO1
21B6
38B7 17E3 IN R3506 1 2 0_5%_2_DY TPM_LPC_AD<0> 26 LAD0/MISO
21B2
38B7 17E3 IN LPC_3S_FRAME# R3507 1 2 0_5%_2_DY TPM_LPC_FRAME# 22 LFRAME#/SCS# XOR_OUT/SDA/GPIO0 1
26A5 IN TPM_SERIRQ 27 SERIRQ GPIO3/BADD 9
38B8 CLK_TPM R3509 1 2 0_5%_2_DY TPM_LPC_CLK 21 8
IN LCLK/SCLK TEST
38B7
17E3 PCI_3S_CLKRUN# R3510 1 2 0_5%_2_DY TPM_CLKRUN 15 3
IN CLKRUN#/GPIO04/SINT# NC1
21B2 17E3 38B1 IN PLT_RST# 16 LRESET#/SPI_RST#/SRESET# NC2 12
26A2 IN TPM_LPCPD# 28 LPCPD# NC3 13
Reserved 14
GND1
GND2
GND3
GND4
B B
NUVOTON_NPCT650AAAWX_TSSOP_28P_DY
4
18
25
11
P1V8S P3V3S
2
10K_5%_2_DY
R3511
1
Q3500
G
P3V3S P3V3S
2.2K_5%_2_DY
1
PCI_3S_SERIRQ 1 R3508 2 2 3 TPM_SERIRQ
1
38D7
38B7
17E1 17E3 OUT S D
IN 26B6
SHORT_0402_5
R3516
RU1C001UNTCL_DY
2
P1V8A
10K_5%_2_DY
R3515
TPM_LPCPD# OUT 26B6
23
10K_5%_2_DY
Q3502
R3514
D
1 G
S
A Q3501 A
1
L2N7002WT1G_DY
D
38B3
PMU_STAT_1V8# 1
2
G
IN
S
RU1C001UNTCL_DY
2
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
CHANGE by XXX DATE
PCB P/N <ENG>
xxxxxxx PCB VER AX1
21-OCT-2002 SHEET of 26 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
MULTI TOUCH CONN P1V8A
2
10K_5%_2
REFFERENCE 3000~3049(LCM)
R3020
P3V3S
1
Q3000
P3V3S PM513BA PAD3003
3 2
P3V3S_LVDS1 P3V3S_LVDS2
1 2
34B6 OUT CPU_EDP_HPD# S D 1 2
1
3
2
POWERPAD1X1M
1
Q3003 R3000 C3000 C3002 C3001
G
HPD LOW ACTIVE AT SOC. 47K_5%_2
C3003
EDP_HPD_CN
R3004
D
G 1 27B3 0.01UF_50V_2 100_5%_2 10UF_6.3V_3 0.1UF_16V_2
OUT 680PF_50V_2
1
D
100K_5%_2
2
1 R3001 2
1
S
D
2
1
P3V3S L2N7002WT1G 470K_5%_2
R3021
1
4.7K_5%_2
1
4
3
6
2
47K_5%_2
1
R3007
S1
S2
D2
D1
Q3001
R3006
L2N7002DW1T1G
G2
G1
INV_PWM_3
32
27B2 LCM_VDDEN
2
OUT 17E6 IN
2
1
1
D
Q3007
1 G L2N7002WT1G R3010
C3008
100K_5%_2
3
S
LMBT3904LT1G
1000PF_50V_2
R3025
INV_PWM_APU_1V8
Q3006
1 21
C
34B6
2
B
IN
2
2
E
2.2K_5%_2
P5V0S
2
150_5%_2_DY
CN3000
R3060 2
C 1 1 C
2 2
17E6 EC_BKLTEN 1 R3013 2 EDP_BKLTEN 27B2 27A6
PWR_RLED 3
IN OUT IN EDP_AUX_DP
3
100_5%_2 34A6 BI 4 4
EDP_AUX_DN
1
34A6 5
C3007 BI 5
R20 6
2 1
6
P3V3S P3V3S 7 7
100K_5%_2 CSC0402_DY 27A4 IN PWR_GLED 8 8
0_5%_2
R3061
9
2
9
10K_5%_2
10K_5%_2
34C7 DP_TX1_DN 10
2
IN 10
R3039
R3040
P3V3S 34C7 DP_TX1_DP 11

P3V3S P5V0S IN 11
12 12
DP_TX0_DN
1
34C7 13
IN 13
5
DP_TX0_DP
0_5%_3_DY
34C7 14
1
U3000 IN 14
2 R3068 1
1
15
0_5%_3
15
21C3 WLAN_LED# 1
+
IN PWR_BLED
R3069
27A1 16
4 APP_WLAN_RLED# OUT 27A8 IN 16
17
21C3 IN BT_LED# 1 R3050 2 2 17
18 18
EDP_HPD_CN
-
0_5%_2_DY TC7SZ08FU_DY P3V3AL P3V3S_CAM 27D5 OUT 19 19

INV_PWM_3
2
27D6 20
IN 20
3
FUSE3004 27C3 EDP_BKLTEN 21

3 2 1 2
IN 21
S D 22 22
1
23 23
B B
PM513BA
1A_32V
Q3004
24
0.1UF_16V_2
1 D3000 6 C3014 24
I/O 1 I/O 4 C3015
G
C3016 25 25
2 GND VDD 5
3 4 CSC0402_DY 26 26
I/O 2 I/O 3 0.047UF_16V_2_DY 27 G1
1
27 G
AMC_AZC099_04S_R7G_SOT23_6P_DY 28 G2
2
2
28 G
PVBAT
2
29 29
30 30
1 2
17D6 CAM_PWR# 1 R3030 2 ACES_50203_03001_001_30P
4.7UF_25V_3
IN
0.1UF_25V_2
C3009
1
0.1UF_16V_2_DY 100K_5%_2
C3019
C3020
USB_CAM_DN 1 R3005 2 USB_CAM_R_DN
37C4 BI SHORT_0603_10
USB_CAM_DP 1 R3029 2 USB_CAM_R_DP
37C4 BI SHORT_0603_10
18A6 MIC_IN_CLK
2
OUT MIC_IN_DATA 1 MIC_IN_DATA_R
18A6 BI 2 100_5%_2
R3011
P3V3S P3V3S
P3V3S P5V0S
P3V3AL
10K_5%_2_DY
150_5%_2_DY
10K_5%_2_DY
R3066 2
1 R3036 2
R3043 2
150_5%_2_DY
17D6 APP_RLED#
2
IN
R3037
10K_5%_2_DY
R3038 2
0_5%_2_DY
APP_BLED#
R3015 2
APP_GLED# 17D3 IN
A APP_WLAN_RLED# 17D6 IN A
27B6 IN
1
R3064 2
P1V8A
0_5%_2_DY
1
PWR_RLED
R3041 2
0_5%_2_DY
3 1
OUT 27C3
PWR_BLED
PWR_GLED
10K_5%_2_DY 10K_5%_2_DY
27B3
1
OUT
2
27C3
1
Q3011 OUT
3
R3014
3
D
Q3014
0_5%_2_DY
1
R3067 2
Q3012
1
G
1
D
LED3_INT#_SOC1 R3063 2
D
1
3
LED2_INT#_SOC1 R3062 2 36B1 IN G

S
10K_5%_2_DY
36B1 IN G
INVENTEC
1
10K_5%_2_DY
Q3010 L2N7002WT1G_DY 0_5%_2_DY

1
0_5%_2_DY
S
D
LED_INT#_SOC RU1C001UNTCL_DY
2
1 RU1C001UNTCL_DY
2 R3065
36B1 IN G
1
2 R4687
1
2
2
S
TITLE
RU1C001UNTCL_DY
2 R4685
Block Diagram
2
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
REFERENCE 3150~3199(HDMI)
PLACE CLOSE TO CONNECTOR
R3167
1 2
120_1%_2
R3180
1 0_5%_32
SFI_SFI0402ML120C_LF_SMD_2P
28A7 28A2 IN HDMI_TX2_C_DP HDMI_TX2_R_DP
28A7 28A2 IN HDMI_TX2_C_DN 1 2 HDMI_TX2_R_DN
R3181 P5V0S_HDMI_CRT
0_5%_3 R3168
1 2 P5V0S_HDMI_CRT
2
D 120_1%_2
R3182
D
1 0_5%_32
2
28A7 28A2 IN HDMI_TX1_C_DP HDMI_TX1_R_DP
28A7 28A2 IN HDMI_TX1_C_DN 1 2 HDMI_TX1_R_DN
D7152
1
R3152
R3183 R3153
R3169
0_5%_3
1
1 2 2.2K_5%_2
2.2K_5%_2
2
2
1
120_1%_2
R3184 CN1
28A7 28A2 HDMI_TX0_C_DP 1 0_5%_32 HDMI_TX0_R_DP
IN
P1V8A 28B7 28A2 IN HDMI_TX0_C_DN 1 2 HDMI_TX0_R_DN
1 D2+
R3185 2
P1V8A 0_5%_3
R3170 GND
1 2 3 D2-
4
1
D1+
120_1%_2 5 GND
R3178 R3179 6
R3186 D1-
0_5%_32 7
2.2K_5%_2 2.2K_5%_2 28B7 28A2 IN HDMI_TXC_C_DP 1 HDMI_TXC_R_DP 8
D0+
1 28B7 28A2 IN HDMI_TXC_C_DN 1 2 HDMI_TXC_R_DN 9

GND
2
D0-
Q3151 10
G
R3187 DC+
0_5%_3 11 GND
C 34A6 BI HDMI_DDC_DAT 2 S D 3 HDMI_CN_DDCDATABI 28C3 12 DC- C
TP24
1 13 CEC
RU1C001UNTCL TP3152 TP24 1 14
P5V0S TP3151
Reserved
1 HDMI_CN_DDCCLK 15 G1
U3151 P5V0S_HDMI_CRT 28C6 BI SCL G1
1 28C6 HDMI_CN_DDCDATA 16 G2
GND BI SDA G2
G
Q3150 3 17 G3
VIN CEC GND G3
40MIL 2 18 G4
34A6 BI HDMI_DDC_CLK 2 S D 3 HDMI_CN_DDCCLK
BI 28C3
VOUT
19
+5V G4
1 TP3150 HPD
TECHMOSA_AP2802NTR_G1_SOT23_3P
RU1C001UNTCL R3154
TP24 28B3
OUT HDMI_HPD_CN 1 2
1
CONCRAFT_099A4AC19HBLBNF_19P
1
1
1K_5%_2
C3150
C3151
100PF_50V_2
R3150
22PF_50V_2_DY
100K_5%_2 DGND_HDMI
2
P3V3S CLOSE TO CONNECTOR
2
L2N7002WT1G
P1V8A
Q3152
10K_5%_2
G
B B
R3171
R3164
28C5 28A2 IN HDMI_TXC_C_DP 1 2 3 D S 2
619_1%_2 HDMI_DDC_HPD
1
HDMI_TXC_C_DN R3163 34B6 OUT
28C5 28A2 1 2
IN
3
619_1%_2
Q3153
R3162
HDMI_TX0_C_DN1
D
28C5 28A2 2
IN HPD LOW ACTIVE AT SOC. G 1 HDMI_HPD_CN IN 28C4
619_1%_2
S
R3161
HDMI_TX0_C_DP 1 2 L2N7002WT1G
28D5 28A2 IN
2
619_1%_2
R3160
28D5 28A2 IN HDMI_TX1_C_DN 1 2
619_1%_2
R3159
34B6 HDMI_TX2_DN C3160 1 20.1UF_16V_2 HDMI_TX2_C_DN 28A7 28D5
28D5 28A2 HDMI_TX1_C_DP 1 2 IN OUT
IN 34B6 IN HDMI_TX2_DP C3161 1 20.1UF_16V_2 HDMI_TX2_C_DP OUT 28A7 28D5
34B6 IN HDMI_TX1_DN C3162 1 20.1UF_16V_2 HDMI_TX1_C_DN OUT 28A7 28D5
619_1%_2 HDMI_TX1_DP 20.1UF_16V_2 HDMI_TX1_C_DP
A 34B6 IN C3163 1 OUT 28A7 28D5 A
R3158
34B6 HDMI_TX0_DN C3164 1 20.1UF_16V_2 HDMI_TX0_C_DN 28B7 28C5
28D5 28A2 HDMI_TX2_C_DN 1 2 IN OUT
IN 34B6 IN HDMI_TX0_DP C3165 1 20.1UF_16V_2 HDMI_TX0_C_DP OUT 28A7 28D5
34B6 IN HDMI_TXCL_DN C3166 1 20.1UF_16V_2 HDMI_TXC_C_DN OUT 28B7 28C5
619_1%_2 HDMI_TXCL_DP C3167 1 20.1UF_16V_2 HDMI_TXC_C_DP
34B6 IN OUT 28B7 28C5
R3157
28D5 28A2 IN HDMI_TX2_C_DP 1 2
619_1%_2
INVENTEC
TITLE
HDMI
DOC.NUMBER REV
A3 CS
CHANGE by XXX DATE
PCB P/N <ENG>
xxxxxxx PCB VER AX1
21-OCT-2002 SHEET of 28 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
F F
DDR3L_0
U4100
DDR3L_1
U4101
31D1 30F7 30F4 29F4 32C4 M_A_CS#0 L2 E3 M_A_DQ<11> 32B1

IN CS0# DQL0
BI 31D1 30F7 30F4 29F7 32C4 M_A_CS#0 L2 E3 M_A_DQ<20>
30F7 30F4 29F4 32B4 MEM_RST0# T2 F7 M_A_DQ<13> 32B1 IN CS0# DQL0
BI 32B1
IN RESET# DQL1
BI 30F7 30F4 29F7 32B4 MEM_RST0# T2 F7 M_A_DQ<22>
31D1 30F7 30F4 29F4 32C4 M_A_RAS# J3 F2 M_A_DQ<10> 32B1 IN RESET# DQL1
BI 32B1
IN RAS# DQL2
BI 31D1 30F7 30F4 29F7 32C4 M_A_RAS# J3 F2 M_A_DQ<18>
31D1 30F7 30F4 29F4 32C4 M_A_CAS# K3 F8 M_A_DQ<8> 32B1 IN RAS# DQL2
BI 32B1
IN CAS# DQL3
BI 31D1 30F7 30F4 29F7 32C4 M_A_CAS# K3 F8 M_A_DQ<16>
31D1 30F7 30F4 29F4 32C4 M_A_WE# L3 H3M_A_DQ<15> 32B1 IN CAS# DQL3
BI 32B1
IN WE# DQL4
BI 31D1 30F7 30F4 29F7 32C4 M_A_WE# L3 H3 M_A_DQ<23>
H8M_A_DQ<12> 32B1 IN WE# DQL4
BI 32B1
DQL5
G2M_A_DQ<14>
BI DQL5 H8 M_A_DQ<19> BI 32B1
DQL6
BI 32B1 G2 M_A_DQ<21>
H7M_A_DQ<9> 32B1
DQL6
BI 32B1
DQL7
BI H7 M_A_DQ<17> 32B1
31C6 30F7 30F4 29E4 32C4 M_A_CLK0_DP J7 DQL7
BI
IN CK
31C6 30F7 30F4 29E7 32C4 M_A_CLK0_DP J7
31C6 30F7 30F4 29E4 32C4 M_A_CLK0_DN K7 D7M_A_DQ<1> 32A1 IN CK
IN CK# DQ8
BI 31C6 30F7 30F4 29E7 32C4 M_A_CLK0_DN K7 D7 M_A_DQ<27>
M_A_CKE0 K9 C3M_A_DQ<2> IN CK# DQ8
BI 32B1
31D1 30F7 30F4 29E4 32C4 IN CKE0 DQ9 BI 32A1
31D1 30F7 30F4 29E7 32C4 M_A_CKE0 K9 C3 M_A_DQ<29>
C8M_A_DQ<0> 32A1 IN CKE0 DQ9
BI 32C1
DQ10
BI C8 M_A_DQ<25>
C2M_A_DQ<6> 32A1
DQ10
BI 32B1
DQ11
BI C2 M_A_DQ<31> 32C1
A7 M_A_DQ<4> 32A1
DQ11
BI
DQ12
BI A7 M_A_DQ<30> 32C1
A2 M_A_DQ<3> 32A1
DQ12
BI
DQ13
BI A2 M_A_DQ<24> 32B1
32B4 M_A_DM<0> D3 B8 M_A_DQ<5> 32A1
DQ13
BI
BI UDM DQ14
BI 32B4 M_A_DM<3> D3 B8 M_A_DQ<28> 32B1
32B4 M_A_DM<1> E7 A3 M_A_DQ<7> 32A1 BI UDM DQ14
BI
BI LDM DQ15
BI 32B4 BI M_A_DM<2> E7 LDM DQ15 A3 M_A_DQ<26> BI 32B1
N3M_A_A<0> 29E1 30E1 30E5 32D4 31C1

A0
BI N3 M_A_A<0> 29E5 30E1 30E5 32D4 31C1
E 32A4 M_A_DQS0_DN B7 P7 M_A_A<1> 29E1 30E1 30E5 32D4 31C1
A0
BI E
IN UDQS# A1
BI 32A4 M_A_DQS3_DN B7 P7 M_A_A<1> 29E5 30E1 30E5 32D4 31C1
32A4 M_A_DQS0_DP C7 P3 M_A_A<2> 29E1 30E1 30E5 32D4 31C1 IN UDQS# A1
BI
IN UDQS A2
BI 32A4 M_A_DQS3_DP C7 P3 M_A_A<2> 29E5 30E1 30E5 32D4 31C1
N2M_A_A<3> 29E1 30E1 30E5 32D4 31C1 IN UDQS A2
BI
A3
BI N2 M_A_A<3> 29E5 30E1 30E5 32D4 31C1
P8 M_A_A<4> 29E1 30E1 30E5 32D4 31C1
A3
BI
A4
BI P8 M_A_A<4> 29E5 30E1 30E5 32D4 31C1
P2 M_A_A<5> 29E1 30E1 30E5 32D4 31C1
A4
BI
A5
BI P2 M_A_A<5> 29E5 30E1 30E5 32D4 31C1
32A4 M_A_DQS1_DP F3 R8M_A_A<6> 29E1 30E1 30E5 32D4 31C1
A5
BI
IN LDQS A6
BI 32A4 M_A_DQS2_DP F3 R8 M_A_A<6> 29E5 30E1 30E5 32D4 31C1
32A4 M_A_DQS1_DN G3 R2M_A_A<7> 29E1 30E1 30E5 32D4 31C1 IN LDQS A6
BI
IN LDQS# A7
BI 32A4 M_A_DQS2_DN G3 R2 M_A_A<7> 29E5 30E1 30E5 32D4 31C1
T8 M_A_A<8> 29E1 30E1 30E5 32D4 31B1 IN LDQS# A7
BI
A8
BI T8 M_A_A<8> 29E5 30E1 30E5 32D4 31B1
R3M_A_A<9> 29E1 30E1 30E5 32D4 31B1
A8
BI
A9
BI R3 M_A_A<9> 29E5 30E1 30E5 32D4 31B1
L7 M_A_A<10> 29E1 30E1 30E5 32D4 31B1
A9
BI
A10/AP
BI L7 M_A_A<10> 29E5 30E1 30E5 32D4 31B1
30E4 29E4 32C4 M_A_ODT0 K1 R7M_A_A<11> 29E1 30E1 30E5 32D4 31B1
A10/AP
BI
R4106 IN ODT0 A11
BI 30E4 29E7 32C4 M_A_ODT0 K1 R7 M_A_A<11> 29E5 30E1 30E5 32D4 31B1
1 2 31B1 30E7 L8 N7M_A_A<12> 29E1 30E1 30E5 32D4 31B1
R4107 IN ODT0 A11
BI
ZQ0 A12/BC#
BI 1 2 31B1 30E7 L8 N7 M_A_A<12> 29E5 30E1 30E5 32D4 31B1
T3 M_A_A<13> 29E1 30E1 30E5 32D4 31B1
ZQ0 A12/BC#
BI
A13
BI T3 M_A_A<13> 29E5 30E1 30E5 32D4 31B1
243_1%_2 T7 M_A_A<14> 29D1 30E1 30E5 32D4 31B1
A13
BI
A14
BI 243_1%_2 T7 M_A_A<14> 29D5 30E1 30E5 32D4 31B1
M7M_A_A<15> 29D1 30E1 30E5 32D4 31B1
A14
BI
A9
NC_5/A15
BI NC_5/A15 M7 M_A_A<15> BI 29D5 30E1 30E5 32D4 31B1
VSS_1
A9
B3 M2 M_A_BS0 32C4 29D2 30E2 30E5 31D1
VSS_1
VSS_2 BA0
IN B3 M2 M_A_BS0 32C4 29D5 30E2 30E5 31D1
E1 N8 M_A_BS1 32C4 29D2 30E2 30E5 31D1
VSS_2 BA0
IN
VSS_3 BA1
IN E1 N8 M_A_BS1 32C4 29D5 30E2 30E5 31D1
G8 M3 M_A_BS2 32D4 29D2
VSS_3 BA1
IN
VSS_4 BA2
IN P1V35 G8 VSS_4 BA2 M3 M_A_BS2 IN 32D4 29D5
J2 30E2 30E5
VSS_5
31C1 J2 VSS_5 30E2 30E5 P1V35
J8 VSS_6 31C1
J8 VSS_6
M1 VSS_7 VDD_1 B2
M1 VSS_7 VDD_1 B2
M9 VSS_8 VDD_2 D9
M9 VSS_8 VDD_2 D9
P1 VSS_9 VDD_3 G7
P1 VSS_9 VDD_3 G7
P9 VSS_10 VDD_4 K2
P9 VSS_10 VDD_4 K2
T1 VSS_11 VDD_5 K8
T1 VSS_11 VDD_5 K8
T9 VSS_12 VDD_6 N1
T9 VSS_12 VDD_6 N1
D VDD_7 N9 D
VDD_7 N9
VDD_8 R1
VDD_8 R1
B1 VSSQ_1 VDD_9 R9
B1 VSSQ_1 VDD_9 R9
B9 VSSQ_2
B9 VSSQ_2
D1 VSSQ_3
D1 VSSQ_3
D8 VSSQ_4 VDDQ_1 A1
D8 VSSQ_4 VDDQ_1 A1
E2 VSSQ_5 VDDQ_2 A8
E2 VSSQ_5 VDDQ_2 A8
E8 VSSQ_6 VDDQ_3 C1
E8 VSSQ_6 VDDQ_3 C1
F9 VSSQ_7 VDDQ_4 C9
F9 C9
0.1uF_16V_2
1
G1 D2 VSSQ_7 VDDQ_4
1
0.1uF_16V_2
VSSQ_8 VDDQ_5
G1 D2
C4103
VSSQ_8 VDDQ_5
G9 E9
C4112
VSSQ_9 VDDQ_6
G9 VSSQ_9 VDDQ_6 E9
VDDQ_7 F1
VDDQ_7 F1
VDDQ_8 H2
H2
31B1 30D8 30D4 29C4 32C4 M_A_ODT1 J1 H9 VDDQ_8
IN NC_1/ODT1 VDDQ_9
M_A_ODT1 J1 H9
2
M_A_CKE1 J9 31B1 30D8 30D4 29C8 32C4 IN NC_1/ODT1 VDDQ_9
31D1 30D8 30D4 29C4 32C4
2
IN NC_2/CKE1
31D1 30D8 30D4 29C8 32C4 M_A_CKE1 J9
31D1 30D8 30D4 29C4 32C4 M_A_CS#1 L1 IN NC_2/CKE1
IN R4100 NC_3/CS#
31D1 30D8 30D4 29C8 32C4 IN M_A_CS#1 R4101 L1 NC_3/CS#
1 2 L9 NC_4/ZQ1 VREFDQ H1 P0V675M_MA_VERF_DQ
M8
VREFCA
P0V675M_MA_VERF_CA M8
243_1%_2
VREFCA
P0V675M_MA_VERF_CA
0.1uF_16V_2
1
243_1%_2
0.1uF_16V_2
1
C4110
C4111
SAMSUNG_K4B4G1646Q_HYK0_FBGA_96P
6019B1174201
6019B1174201
2
2
C C
P1V35
P1V35
P1V35
C4104
C4131
C4130
C4129
C4128
C4127
C4126
C4125
C4124
C4123
C4122
C4121
C4120
C4119
C4118
C4117
C4109
C4108
C4106
C4105
P1V35
1 R4104 2
4.7K_1%_2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1 R4110 2
4.7K_1%_2
P0V675M_VREF P0V675M_VREF
B B
1
R4113
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
R4112
6011B0096201_DY
1 2
SFI_SFI0603_240E2R5PP_LF_2P_DY
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1 2 P0V675M_MA_VERF_DQ P0V675M_MA_VERF_CA
1
D4100
1 R4105 2
4.7K_1%_2
0_5%_2_DY
1
0.1uF_16V_2
0_5%_2_DY
1
0.1uF_16V_2
1 R4111 2
4.7K_1%_2
C4252
C4251
22
EMI
2
2
P1V35
180PF_50V_2
1
C4132
2
A A
INVENTEC
TITLE
33_DDR3LM-0

CHANGE by <ENG>
XXX DATE 21-OCT-2002 A3 CS 1310xxxxx-0-0 X01
PCB P/N xxxxxxx PCB VER AX1
<VER> SHEET of 29 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
DDR3L_2
U4102
DDR3L_3
U4103
31D1 30F4 29F7 29F4 32C4 M_A_CS#0 L2 E3 M_A_DQ<54> 32D1

IN CS0# DQL0
BI 31D1 30F7 29F7 29F4 32C4 M_A_CS#0 L2 E3 M_A_DQ<46> 32C1
F 30F4 29F7 29F4 32B4 MEM_RST0# T2 F7 M_A_DQ<53> 32D1 IN CS0# DQL0
BI F
IN RESET# DQL1
BI 30F7 29F7 29F4 32B4 MEM_RST0# T2 F7 M_A_DQ<45> 32C1
31D1 30F4 29F7 29F4 32C4 M_A_RAS# J3 F2 M_A_DQ<55> 32D1 IN RESET# DQL1
BI
IN RAS# DQL2
BI 31D1 30F7 29F7 29F4 32C4 M_A_RAS# J3 F2 M_A_DQ<43> 32C1
31D1 30F4 29F7 29F4 32C4 M_A_CAS# K3 F8 M_A_DQ<52> 32D1 IN RAS# DQL2
BI
IN CAS# DQL3
BI 31D1 30F7 29F7 29F4 32C4 M_A_CAS# K3 F8 M_A_DQ<40> 32C1
31D1 30F4 29F7 29F4 32C4 M_A_WE# L3 H3 M_A_DQ<51> 32D1 IN CAS# DQL3
BI
IN WE# DQL4
BI 31D1 30F7 29F7 29F4 32C4 M_A_WE# L3 H3 M_A_DQ<42> 32C1
H8 M_A_DQ<49> 32D1 IN WE# DQL4
BI
DQL5
BI H8 M_A_DQ<41> 32C1
G2 M_A_DQ<50> 32D1
DQL5
BI
DQL6
BI G2 M_A_DQ<47> 32C1
H7 M_A_DQ<48> 32C1
DQL6
BI
DQL7
BI H7 M_A_DQ<44> 32C1
31C6 30F4 29E7 29E4 32C4 M_A_CLK0_DP J7 DQL7
BI
IN CK
31C6 30F7 29E7 29E4 32C4 M_A_CLK0_DP J7
31C6 30F4 29E7 29E4 32C4 M_A_CLK0_DN K7 D7 M_A_DQ<58> 32D1 IN CK
IN CK# DQ8
BI 31C6 30F7 29E7 29E4 32C4 M_A_CLK0_DN K7 D7 M_A_DQ<33> 32C1
31D1 30F4 29E7 29E4 32C4 M_A_CKE0 K9 C3 M_A_DQ<57> 32D1 IN CK# DQ8
BI
IN CKE0 DQ9
BI 31D1 30F7 29E7 29E4 32C4 M_A_CKE0 K9 C3 M_A_DQ<39> 32C1
C8 M_A_DQ<63> 32D1 IN CKE0 DQ9
BI
DQ10
BI C8 M_A_DQ<36> 32C1
C2 M_A_DQ<60> 32D1
DQ10
BI
DQ11
BI C2 M_A_DQ<35> 32C1
A7 M_A_DQ<59> 32D1
DQ11
BI
DQ12
BI A7 M_A_DQ<37> 32C1
A2 M_A_DQ<62> 32D1
DQ12
BI
DQ13
BI A2 M_A_DQ<38> 32C1
32B4 M_A_DM<7> D3 B8 M_A_DQ<56> 32D1
DQ13
BI
BI UDM DQ14
BI 32B4 M_A_DM<4> D3 B8 M_A_DQ<32> 32C1
32B4 M_A_DM<6> E7 A3 M_A_DQ<61> 32D1 BI UDM DQ14
BI
BI LDM DQ15
BI 32B4 M_A_DM<5> E7 A3 M_A_DQ<34> 32C1
BI LDM DQ15
BI
N3 M_A_A<0> 29E1 29E5 30E1 32D4 31C1
A0
BI N3 M_A_A<0> 29E1 29E5 30E5 32D4 31C1
M_A_DQS7_DN B7 P7 M_A_A<1> A0
BI
32B4 IN UDQS# A1 BI 29E1 29E5 30E1 32D4 31C1
32A4 M_A_DQS4_DN B7 P7 M_A_A<1> 29E1 29E5 30E5 32D4 31C1
32B4 M_A_DQS7_DP C7 P3 M_A_A<2> 29E1 29E5 30E1 32D4 31C1 IN UDQS# A1
BI
IN UDQS A2
BI 32A4 M_A_DQS4_DP C7 P3 M_A_A<2> 29E1 29E5 30E5 32D4 31C1
N2 M_A_A<3> 29E1 29E5 30E1 32D4 31C1 IN UDQS A2
BI
A3
BI N2 M_A_A<3> 29E1 29E5 30E5 32D4 31C1
P8 M_A_A<4> 29E1 29E5 30E1 32D4 31C1
A3
BI
A4
BI P8 M_A_A<4> 29E1 29E5 30E5 32D4 31C1
P2 M_A_A<5> 29E1 29E5 30E1 32D4 31C1
A4
BI
A5
BI P2 M_A_A<5> 29E1 29E5 30E5 32D4 31C1
32B4 M_A_DQS6_DP F3 R8 M_A_A<6> 29E1 29E5 30E1 32D4 31C1
A5
BI
IN LDQS A6
BI 32B4 M_A_DQS5_DP F3 R8 M_A_A<6> 29E1 29E5 30E5 32D4 31C1
32B4 M_A_DQS6_DN G3 R2 M_A_A<7> 29E1 29E5 30E1 32D4 31C1 IN LDQS A6
BI
IN LDQS# A7
BI 32B4 M_A_DQS5_DN G3 R2 M_A_A<7> 29E1 29E5 30E5 32D4 31C1
T8 M_A_A<8> 29E1 29E5 30E1 32D4 31B1 IN LDQS# A7
BI
A8
BI T8 M_A_A<8> 29E1 29E5 30E5 32D4 31B1
R3 M_A_A<9> 29E1 29E5 30E1 32D4 31B1
A8
BI
A9
BI R3 M_A_A<9> 29E1 29E5 30E5 32D4 31B1
L7 M_A_A<10> 29E1 29E5 30E1 32D4 31B1
A9
BI
A10/AP
BI L7 M_A_A<10> 29E1 29E5 30E5 32D4 31B1
E 29E7 29E4 32C4 M_A_ODT0 K1 R7 M_A_A<11> 29E1 29E5 30E1 32D4 31B1 31B1
A10/AP
BI E
R4108 IN ODT0 A11
BI 29E4 32C4 M_A_ODT0 K1 R7 M_A_A<11> 29E1 29E5 30E5 32D4 31B1
1 2 31B1 30E4 L8 N7 M_A_A<12> 29E1 29E5 30E1 32D4 31B1
R4109 IN ODT0 A11
BI
ZQ0 A12/BC#
BI 1 2 30E7 29E7 L8 N7 M_A_A<12> 29E1 29E5 30E5 32D4 31B1
T3 M_A_A<13> 29E1 29E5 30E1 32D4 31B1
ZQ0 A12/BC#
BI
A13
BI T3 M_A_A<13> 29E1 29E5 30E5 32D4 31B1
243_1%_2 T7 M_A_A<14> 29D1 29D5 30E1 32D4 31B1
A13
BI
A14
BI 243_1%_2 T7 M_A_A<14> 29D1 29D5 30E5 32D4 31B1
M7 M_A_A<15> 29D1 29D5 30E1 32D4 31B1
A14
BI
A9
NC_5/A15
BI NC_5/A15 M7 M_A_A<15> BI 29D1 29D5 30E5 32D4 31B1
VSS_1
A9
B3 M2 M_A_BS0 32C4 29D2 29D5 30E2 31D1
VSS_1
VSS_2 BA0
IN B3 M2 M_A_BS0
E1 N8 M_A_BS1 32C4 29D2 29D5 30E2 31D1
VSS_2 BA0
IN 32C4 29D2 29D5 30E5 31D1
VSS_3 BA1
IN E1 N8 M_A_BS1 32C4 29D2 29D5 30E5 31D1
G8 M3 M_A_BS2 32D4 29D2
VSS_3 BA1
IN
J2
VSS_4 BA2
IN 29D5 30E2 P1V35 G8 VSS_4 BA2 M3 M_A_BS2 IN 32D4 29D2
VSS_5
31C1 J2 VSS_5 29D5 30E5 P1V35
J8 VSS_6 31C1
J8 VSS_6
M1 VSS_7 VDD_1 B2
M1 VSS_7 VDD_1 B2
M9 VSS_8 VDD_2 D9
M9 VSS_8 VDD_2 D9
P1 VSS_9 VDD_3 G7
P1 VSS_9 VDD_3 G7
P9 VSS_10 VDD_4 K2
P9 VSS_10 VDD_4 K2
T1 VSS_11 VDD_5 K8
T1 VSS_11 VDD_5 K8
T9 VSS_12 VDD_6 N1
T9 VSS_12 VDD_6 N1
VDD_7 N9
VDD_7 N9
VDD_8 R1
VDD_8 R1
B1 VSSQ_1 VDD_9 R9
B1 VSSQ_1 VDD_9 R9
B9 VSSQ_2
B9 VSSQ_2
D1 VSSQ_3
D1 VSSQ_3
D8 VSSQ_4 VDDQ_1 A1
D8 VSSQ_4 VDDQ_1 A1
E2 VSSQ_5 VDDQ_2 A8
E2 VSSQ_5 VDDQ_2 A8
E8 VSSQ_6 VDDQ_3 C1
E8 VSSQ_6 VDDQ_3 C1
F9 VSSQ_7 VDDQ_4 C9
F9 C9
0.1uF_16V_2
1
VSSQ_7 VDDQ_4
G1 D2
0.1uF_16V_2
1
VSSQ_8 VDDQ_5
G1 D2
C4113
VSSQ_8 VDDQ_5
G9 E9
C4114
D VSSQ_9 VDDQ_6
G9 VSSQ_9 VDDQ_6 E9 D
VDDQ_7 F1
VDDQ_7 F1
VDDQ_8 H2
H2
31B1 30D4 29C8 29C4 32C4 M_A_ODT1 J1 H9 VDDQ_8
IN NC_1/ODT1 VDDQ_9
M_A_ODT1 J1 H9
2
M_A_CKE1 J9 31B1 30D8 29C8 29C4 32C4 IN NC_1/ODT1 VDDQ_9
31D1 30D4 29C8 29C4 32C4
2
IN NC_2/CKE1
M_A_CKE1 J9
31D1 30D4 29C8 29C4 32C4 M_A_CS#1 L1 31D1 30D8 29C8 29C4 32C4 IN NC_2/CKE1
IN R4102 NC_3/CS#
31D1 30D8 29C8 29C4 32C4 IN M_A_CS#1 R4103 L1 NC_3/CS#
M8
VREFCA
P0V675M_MA_VERF_CA M8
243_1%_2
VREFCA
P0V675M_MA_VERF_CA
0.1uF_16V_2
1
243_1%_2
1
0.1uF_16V_2
C4115
C4116
6019B1174201
6019B1174201
2
C C
P1V35
C4157
C4155
C4153
C4154
C4149
C4152
C4148
C4147
C4146
C4142
C4145
C4141
C4140
C4139
C4137
C4138
C4136
C4135
C4134
C4133
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
B B
P1V35
180PF_50V_2
1
C4156
2
A A
INVENTEC
TITLE
34_DDR3LM-1

CHANGE by <ENG>
XXX DATE 21-OCT-2002 A3 CS 1310xxxxx-0-0 X01
PCB P/N xxxxxxx PCB VER <VER>
AX1 SHEET of 30 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
P0V675S
1 R4116 2
80.6_1%_2 M_A_CKE0 IN 32C4 29E4 29E7 30F4 30F7
1 R4118 2
80.6_1%_2 M_A_CKE1 IN 32C4 29C4 29C8 30D4 30D8
1 R4119 2
80.6_1%_2 M_A_CS#1 IN 32C4 29C4 29C8 30D4 30D8
1 R4117 2
80.6_1%_2 M_A_CS#0 IN 32C4 29F4 29F7 30F4 30F7
D
1 R4121 2
80.6_1%_2 M_A_WE# IN 32C4 29F4 29F7 30F4 30F7 D
1 R4120 2
80.6_1%_2 M_A_CAS# IN 32C4 29F4 29F7 30F4 30F7
1 R4122 2
80.6_1%_2 M_A_RAS# IN 32C4 29F4 29F7 30F4 30F7
P0V675S
1 R4123 2
80.6_1%_2 M_A_BS0 IN 32C4 29D2 29D5 30E2 30E5
P0V675S
1 R4125 2
80.6_1%_2 M_A_BS1 IN 32C4 29D2 29D5 30E2 30E5
0.1uF_16V_2
1
C4160
C4159
C4158
C4151
C4150
C4144
C4143
C4107
C4101
C4100
1
1
1
1
1
1
1
1
1
1
C4102
1 R4124 2
80.6_1%_2 M_A_BS2 IN 32D4 29D2 29D5 30E2 30E5
1 R4126 2
80.6_1%_2 M_A_A<0> IN 29E1 29E5 30E1 30E5 32D4
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
0.22UF_6.3V_2
2
30F7 30F4 29E7 29E4 32C4 M_A_CLK0_DP 1 R4114 2
M_A_A<1>
2
2
2
2
2
2
2
2
2
2
IN 1 R4127 2
80.6_1%_2 IN 29E1 29E5 30E1 30E5 32D4
80.6_1%_2
30F7 30F4 29E7 29E4 32C4 IN M_A_CLK0_DN 1 R4115 2 1 R4129 2

80.6_1%_2 M_A_A<2> IN 29E1 29E5 30E1 30E5 32D4
80.6_1%_2
C 1 R4128 2
80.6_1%_2 M_A_A<3> IN 29E1 29E5 30E1 30E5 32D4 C
1 R4130 2
80.6_1%_2 M_A_A<4> IN 29E1 29E5 30E1 30E5 32D4
1 R4131 2
80.6_1%_2 M_A_A<5> IN 29E1 29E5 30E1 30E5 32D4
1 R4133 2
80.6_1%_2 M_A_A<6> IN 29E1 29E5 30E1 30E5 32D4
1 R4132 2
80.6_1%_2 M_A_A<7> IN 29E1 29E5 30E1 30E5 32D4
1 R4134 2
80.6_1%_2 M_A_A<8> IN 29E1 29E5 30E1 30E5 32D4
1 R4135 2
80.6_1%_2 M_A_A<9> IN 29E1 29E5 30E1 30E5 32D4
1 R4138 2
80.6_1%_2 M_A_A<10> IN 29E1 29E5 30E1 30E5 32D4
1 R4137 2
80.6_1%_2 M_A_A<11> IN 29E1 29E5 30E1 30E5 32D4
1 R4136 2
80.6_1%_2 M_A_A<12> IN 29E1 29E5 30E1 30E5 32D4
B B
P3V3_LDO
1 R4139 2
80.6_1%_2 M_A_A<13> IN 29E1 29E5 30E1 30E5 32D4
36.5K_1%_2
2
1 R4140 2
80.6_1%_2 M_A_A<14> IN 29D1 29D5 30E1 30E5 32D4
R4442
P3V3_LDO
1 R4141 2
80.6_1%_2 M_A_A<15> IN 29D1 29D5 30E1 30E5 32D4
P3V3_LDO R4142 2 M_A_ODT0

1
1 80.6_1%_2 32C4 29E4 29E7 30E4 30E7

1 IN
1 R4143 2 M_A_ODT1
1
C4441 80.6_1%_2 IN 32C4 29C4 29C8 30D4 30D8

1
R4444
10K_5%_2
0.1UF_16V_2
R4446
100K_1%_NTC
P3V3_LDO
2
2
2
1
PVBAT
6
U4441
VCC R4445
8
100K_5%_2
TMSNS1
1
2 TMSNS2
A R4449 R4443 A
3 THRM_SHUTDWN#
2
1 2 7 15A3 31A8
620K_5%_2 OUT
RHYST1 OT#
1 RHYST2
17.8K_1%_2 4 P5VAUXON 13B8
13C8
2
R4448
RESET# OUT
31A4 15A3 IN THRM_SHUTDWN#
1 2 5 VSEN
SHORT_0402_5 GND
1
GMT_AT9667_MSOP8_8P
9
R4441
150K_5%_2
INVENTEC
2
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
CHANGE by XXX
<ENG> DATE 21-OCT-2002
PCB P/N xxxxxxx PCB VER <VER>
AX1 SHEET of 31 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
U4500 CHV_MCP_EDS
31B1 30E5 30E1 29D5 29D1 OUT M_A_A<15> BD49 DDR3_M0_MA_15

31B1 30E5 30E1 29D5 29D1 M_A_A<14> BD47
OUT DDR3_M0_MA_14 BG33 M_A_DQ<63> 30F5
31B1 30E5 30E1 29E5 29E1 M_A_A<13> BF44 DDR0 DDR3_M0_DQ_63 BI
OUT DDR3_M0_MA_13 BH28 M_A_DQ<62> 30F5
31B1 30E5 30E1 29E5 29E1 M_A_A<12> BF48 DDR3_M0_DQ_62 BI
OUT DDR3_M0_MA_12 BJ29 M_A_DQ<61> 30E5
31B1 30E5 30E1 29E5 29E1 M_A_A<11> BB49 DDR3_M0_DQ_61 BI
31B1 30E5 30E1 29E5 29E1 M_A_A<10> BJ45 DDR3_M0_DQ_60 BI
D 31B1 30E5 30E1 29E5 29E1 M_A_A<9> BE52 DDR3_M0_DQ_59 BI
OUT DDR3_M0_MA_9 BH34 M_A_DQ<58> 30F5
31B1 30E5 30E1 29E5 29E1 M_A_A<8> BD44 DDR3_M0_DQ_58 BI D
31C1 30E5 30E1 29E5 29E1 M_A_A<7> BE46 DDR3_M0_DQ_57 BI
OUT DDR3_M0_MA_7 BJ33 M_A_DQ<56> 30F5
31C1 30E5 30E1 29E5 29E1 OUT M_A_A<6> BB46 DDR3_M0_MA_6
DDR3_M0_DQ_56 BI
NOTE 31C1 30E5 30E1 29E5 29E1 M_A_A<5> BH48
OUT DDR3_M0_MA_5 BD28 M_A_DQ<55> 30F5
31C1 30E5 30E1 29E5 29E1 M_A_A<4> BD42 DDR3_M0_DQ_55 BI
OUT DDR3_M0_MA_4 BF30 M_A_DQ<54> 30F5
PLACE TWO 4.7K RESISTORS CLOSE TO CPU PINS ON M_VREF 31C1 30E5 30E1 29E5 29E1 M_A_A<3> BH47 DDR3_M0_DQ_54 BI
OUT DDR3_M0_MA_3 BA34 M_A_DQ<53> 30F5
31C1 30E5 30E1 29E5 29E1 M_A_A<2> BJ48 DDR3_M0_DQ_53 BI
ROUTE THE VREF POWER SIGNALS WITH THICK TRACES OUT DDR3_M0_MA_2 BD34 M_A_DQ<52> 30F5
31C1 30E5 30E1 29E5 29E1 M_A_A<1> BC42 DDR3_M0_DQ_52 BI
OUT DDR3_M0_MA_1 BD30 M_A_DQ<51> 30F5
31C1 30E5 30E1 29E5 29E1 M_A_A<0> BB47 DDR3_M0_DQ_51 BI
OUT DDR3_M0_MA_0
DDR3_M0_DQ_50 BA32 M_A_DQ<50> BI 30F5
BC34 M_A_DQ<49> 30F5
31C1 30E5 30E2 29D5 29D2 M_A_BS2 BF52 DDR3_M0_DQ_49 BI
OUT DDR3_M0_BS_2 BF34 M_A_DQ<48> 30F5
P1V35 31D1 30E5 30E2 29D5 29D2 OUT M_A_BS1 AY40 DDR3_M0_BS_1
DDR3_M0_DQ_48 BI
31D1 30E5 30E2 29D5 29D2 M_A_BS0 BH46
OUT DDR3_M0_BS_0
DDR3_M0_DQ_47 AV32 M_A_DQ<47> BI 30F1
AV34 M_A_DQ<46> 30F1
31D1 30F7 30F4 29F7 29F4 M_A_CAS# BG45 DDR3_M0_DQ_46 BI
DB_0117 OUT DDR3_M0_CASB BD36 M_A_DQ<45> 30F1
SI 1224 31D1 30F7 30F4 29F7 29F4 M_A_RAS# BA40 DDR3_M0_DQ_45 BI
OUT DDR3_M0_RASB BF36 M_A_DQ<44> 30F1
31D1 30F7 30F4 29F7 29F4 M_A_WE# BH44 DDR3_M0_DQ_44 BI
OUT DDR3_M0_WEB AU32 M_A_DQ<43> 30F1
R4500
31D1 30D8 30D4 29C8 29C4 M_A_CS#1 AU38 DDR3_M0_DQ_43 BI
2 R4506 1 1 2 M_A_OCAVREF 32B4 OUT DDR3_M0_CSB_1 AU34 M_A_DQ<42> 30F1
OUT 31D1 30F7 30F4 29F7 29F4 M_A_CS#0 AY38 DDR3_M0_DQ_42 BI
4.7K_1%_2_DY 0_5%_2_DY OUT DDR3_M0_CSB_0 BA36 M_A_DQ<41> 30F1
0.1UF_16V_2_DY
DDR3_M0_DQ_41 BI
BD38 DDR3_M0_DQ_40 BC36 M_A_DQ<40> BI 30F1
2
DDR3_M0_CK_1
BF38
C4500
DDR3_M0_CKB_1 BH38 M_A_DQ<39> 30F1

31D1 30D8 30D4 29C8 29C4 M_A_CKE1 AY42 DDR3_M0_DQ_39 BI
C 2 R4507 1
OUT DDR3_M0_CKE_1
DDR3_M0_DQ_38 BH36 M_A_DQ<38> BI 30F1 C
BJ41 M_A_DQ<37> 30F1
4.7K_1%_2_DY 31C6 30F7 30F4 29E7 29E4 M_A_CLK0_DP BD40 DDR3_M0_DQ_37 BI
OUT DDR3_M0_CK_0 BH42 M_A_DQ<36> 30F1
31C6 30F7 30F4 29E7 29E4 M_A_CLK0_DN BF40 DDR3_M0_DQ_36 BI
OUT DDR3_M0_CKB_0 BJ37 M_A_DQ<35>
1
M_A_CKE0 BB44 DDR3_M0_DQ_35 BI 30F1

31D1 30F7 30F4 29E7 29E4 OUT M_A_DQ<34>
PLACE C4500 CAP CLOSE TO CPU DDR3_M0_CKE_0
DDR3_M0_DQ_34 BG37
BI 30E1
AT30 DDR3_M0_DQ_33 BG43 M_A_DQ<33> BI 30F1
AU30
RSVD1
DDR3_M0_DQ_32 BG42 M_A_DQ<32> BI 30E1
RSVD2
BB51 M_A_DQ<31> 29E1

31B1 30E7 30E4 29E7 29E4 M_A_ODT0 AV36 DDR3_M0_DQ_31 BI
OUT DDR3_M0_ODT_0 AW53 M_A_DQ<30> 29E1
31B1 30D8 30D4 29C8 29C4 M_A_ODT1 BA38 DDR3_M0_DQ_30 BI
NOTE OUT DDR3_M0_ODT_1
DDR3_M0_DQ_29 BC52 M_A_DQ<29> BI 29E1
AW51 M_A_DQ<28> 29E1
32C6 M_A_OCAVREFAT28 DDR3_M0_DQ_28 BI
IN DDR3_M0_OCAVREF AV51 M_A_DQ<27> 29E1
PLACE TWO 4.7K RESISTORS CLOSE TO CPU PINS ON M_VREF 32B6 M_A_ODQVREFAU28 DDR3_M0_DQ_27 BI
IN DDR3_M0_ODQVREF
DDR3_M0_DQ_26 BC53 M_A_DQ<26> BI 29E1
AV52 M_A_DQ<25> 29E1
ROUTE THE VREF POWER SIGNALS WITH THICK TRACES 30F7 30F4 29F7 29F4 MEM_RST0# BA42 DDR3_M0_DQ_25 BI
OUT DDR3_M0_DRAMRSTB BD52 M_A_DQ<24> 29E1
13A8 7C6 IN VDDQ_PG AV28 DDR3_DRAM_PWROK
DDR3_M0_DQ_24 BI
P1V35 AV42 M_A_DQ<23> 29F1
DDR3_M0_RCOMPPD BA28 DDR3_M0_DQ_23 BI
DDR3_M0_RCOMPPD
DDR3_M0_DQ_22 AP41 M_A_DQ<22> BI 29F1
AV41 M_A_DQ<21>
2
M_A_DM<7> BH30 DDR3_M0_DQ_21 BI 29E1
30F7 BI DDR3_M0_DM_7 AT44 M_A_DQ<20>
M_A_DM<6> BD32 DDR3_M0_DQ_20 BI 29F1
30E7 BI DDR3_M0_DM_6 AP40 M_A_DQ<19>
SI 1224 R4504 M_A_DM<5> AY36 DDR3_M0_DQ_19 BI 29E1
30E4 BI DDR3_M0_DM_5 AT38 M_A_DQ<18>
M_A_DM<4> BI 29F1
B DB_0117 R4503 182_1%_2 30E4 BI BG41 DDR3_M0_DM_4
DDR3_M0_DQ_18
AP42 M_A_DQ<17> 29E1
B
2 R4501 1 1 2 M_A_ODQVREF 32B4 29E4 M_A_DM<3> BA53 DDR3_M0_DQ_17 BI
OUT BI DDR3_M0_DM_3 AT40 M_A_DQ<16> 29F1
M_A_DM<2>
1
4.7K_1%_2_DY 0_5%_2_DY 29E4 BI AP44 DDR3_M0_DM_2
DDR3_M0_DQ_16 BI
29E7 M_A_DM<1> AT48
BI DDR3_M0_DM_1 AV45 M_A_DQ<15> 29F5
29E7 M_A_DM<0> AP52 DDR3_M0_DQ_15 BI
M_A_DQ<14>
0.1UF_16V_2_DY
BI DDR3_M0_DM_0
DDR3_M0_DQ_14 AY50
BI 29E5
2
AT50 M_A_DQ<13> 29F5

30E7 M_A_DQS7_DP BH32 DDR3_M0_DQ_13 BI
OUT DDR3_M0_DQS_7 AP47 M_A_DQ<12> 29F5
M_A_DQS7_DN
C4501
30E7 BG31 DDR3_M0_DQ_12 BI

OUT DDR3_M0_DQSB_7 AV50 M_A_DQ<11> 29F5
30E7 M_A_DQS6_DP BC30 DDR3_M0_DQ_11 BI
2 R4502 1 OUT DDR3_M0_DQS_6 AY48 M_A_DQ<10> 29F5
30E7 M_A_DQS6_DN BC32 DDR3_M0_DQ_10 BI
4.7K_1%_2_DY OUT DDR3_M0_DQSB_6 AT47 M_A_DQ<9> 29E5
30E4 M_A_DQS5_DP AT32 DDR3_M0_DQ_9 BI
M_A_DQ<8>
1
OUT DDR3_M0_DQS_5 AP48 29F5

30E4 OUT M_A_DQS5_DN AT34 DDR3_M0_DQSB_5
DDR3_M0_DQ_8 BI
30E4 M_A_DQS4_DP BH40
PLACE C4501 CAP CLOSE TO CPU OUT DDR3_M0_DQS_4 AP51 M_A_DQ<7> 29E5
30E4 M_A_DQS4_DN BG39 DDR3_M0_DQ_7 BI
OUT DDR3_M0_DQSB_4 AR53 M_A_DQ<6> 29E5
29E4 M_A_DQS3_DP AY52 DDR3_M0_DQ_6 BI
OUT DDR3_M0_DQS_3 AK52 M_A_DQ<5> 29E5
29E4 M_A_DQS3_DN BA51 DDR3_M0_DQ_5 BI
OUT DDR3_M0_DQSB_3 AL53 M_A_DQ<4> 29E5
29E4 M_A_DQS2_DP AT42 DDR3_M0_DQ_4 BI
OUT DDR3_M0_DQS_2 AR51 M_A_DQ<3> 29E5
29E4 M_A_DQS2_DN AT41 DDR3_M0_DQ_3 BI
OUT DDR3_M0_DQSB_2 AT52 M_A_DQ<2> 29E5
29E7 M_A_DQS1_DP AV47 DDR3_M0_DQ_2 BI
OUT DDR3_M0_DQS_1 AL51 M_A_DQ<1> 29E5
29E7 M_A_DQS1_DN AV48 DDR3_M0_DQ_1 BI
OUT DDR3_M0_DQSB_1 AK51 M_A_DQ<0> 29E5
29E7 OUT M_A_DQS0_DP AM52 DDR3_M0_DQS_0
DDR3_M0_DQ_0 BI
29E7 OUT M_A_DQS0_DN AM51 DDR3_M0_DQSB_0
A CPU_540276_BGA_1170P A
TMP131223010
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
U4500 CHV_MCP_EDS
DDR1
BD5 DDR3_M1_MA_15
BD7 DDR3_M1_MA_14
DDR3_M1_DQ_63 BG21
BF10 DDR3_M1_MA_13
DDR3_M1_DQ_62 BH26
BF6 DDR3_M1_MA_12
DDR3_M1_DQ_61 BJ25
BB5 DDR3_M1_MA_11
DDR3_M1_DQ_60 BG26
BJ9 DDR3_M1_MA_10
DDR3_M1_DQ_59 BG22
BE2 DDR3_M1_MA_9
DDR3_M1_DQ_58 BH20
D BD10 DDR3_M1_MA_8
DDR3_M1_DQ_57 BG25
BE8 DDR3_M1_MA_7 D
DDR3_M1_DQ_56 BJ21
BB8 DDR3_M1_MA_6
BH6 DDR3_M1_MA_5
DDR3_M1_DQ_55 BD26
BD12
NOTE BH7
DDR3_M1_MA_4
DDR3_M1_MA_3
DDR3_M1_DQ_54 BF24
DDR3_M1_DQ_53 BA20
BJ6
PLACE TWO 4.7K RESISTORS CLOSE TO CPU PINS ON M_VREF BC12
DDR3_M1_MA_2
DDR3_M1_MA_1
DDR3_M1_DQ_52 BD20
BD24
ROUTE THE VREF POWER SIGNALS WITH THICK TRACES BB7 DDR3_M1_MA_0
DDR3_M1_DQ_51
DDR3_M1_DQ_50 BA22
DDR3_M1_DQ_49 BC20
BF2 DDR3_M1_BS_2
DDR3_M1_DQ_48 BF20
AY14 DDR3_M1_BS_1
BH8 DDR3_M1_BS_0
DDR3_M1_DQ_47 AV22
P1V35 DDR3_M1_DQ_46 AV20
BG9 DDR3_M1_CASB
DDR3_M1_DQ_45 BD18
DB_0117 BA14 DDR3_M1_RASB
DDR3_M1_DQ_44 BF18
BH10 DDR3_M1_WEB AU22
SI 1224 AU16 DDR3_M1_CSB_1
DDR3_M1_DQ_43
DDR3_M1_DQ_42 AU20
AY16 DDR3_M1_CSB_0
R4509 DDR3_M1_DQ_41 BA18
2 R4505 1 1 2 M_B_OCAVREF OUT 33C4 BD16 DDR3_M1_DQ_40 BC18
DDR3_M1_CK_1
4.7K_1%_2_DY 0_5%_2_DY 0.1UF_16V_2_DY BF16 DDR3_M1_CKB_1 BH16
2
AY12 DDR3_M1_DQ_39
DDR3_M1_CKE_1 BH18
DDR3_M1_DQ_38
C4502
C DDR3_M1_DQ_37 BJ13 C
BD14 DDR3_M1_CK_0 BH12
2 R4508 1 BF14 DDR3_M1_CKB_0
DDR3_M1_DQ_36
DDR3_M1_DQ_35 BJ17
4.7K_1%_2_DY BB10 DDR3_M1_CKE_0 BG17
1
DDR3_M1_DQ_34
PLACE C4500 CAP CLOSE TO CPU AT24 RSVD1
DDR3_M1_DQ_33 BG11
DDR3_M1_DQ_32 BG12
AU24 RSVD2
DDR3_M1_DQ_31 BB3
AV18 DDR3_M1_ODT_0
DDR3_M1_DQ_30 AW1
BA16 DDR3_M1_ODT_1
DDR3_M1_DQ_29 BC2
AW3
NOTE 33C6 IN M_B_OCAVREF AT26 DDR3_M1_OCAVREF
DDR3_M1_DQ_28
AV3
33B6 IN M_B_ODQVREF AU26 DDR3_M1_ODQVREF
DDR3_M1_DQ_27
BC1
DDR3_M1_DQ_26
PLACE TWO 4.7K RESISTORS CLOSE TO CPU PINS ON M_VREF BA12 DDR3_M1_DRAMRSTB
DDR3_M1_DQ_25 AV2
BD2
13D1 IN DDR3_VCCA_PWROK AV26 DDR3_M1_DQ_24
ROUTE THE VREF POWER SIGNALS WITH THICK TRACES DDR3_VCCA_PWROK
AV12
DDR3_M1_RCOMPPD BA26 DDR3_M1_RCOMPPD
DDR3_M1_DQ_23
AP13
DDR3_M1_DQ_22
AV13
2
P1V35 BH24 DDR3_M1_DM_7
DDR3_M1_DQ_21
DDR3_M1_DQ_20 AT10
BD22 DDR3_M1_DM_6
DDR3_M1_DQ_19 AP14
DB_0117 R4513 AY18 DDR3_M1_DM_5
DDR3_M1_DQ_18 AT16
182_1%_2 BG13
B SI 1224 BA1
DDR3_M1_DM_4
DDR3_M1_DM_3
DDR3_M1_DQ_17 AP12
B
AT14
1
AP10 DDR3_M1_DQ_16
R4512 DDR3_M1_DM_2
2 R4510 1 1 2 M_B_ODQVREF OUT 33B4 AT6 DDR3_M1_DM_1 AV9
AP2 DDR3_M1_DQ_15
4.7K_1%_2_DY 0_5%_2_DY DDR3_M1_DM_0 AY4
DDR3_M1_DQ_14
DDR3_M1_DQ_13 AT4
BH22
0.1UF_16V_2_DY
DDR3_M1_DQS_7 AP7
BG23 DDR3_M1_DQ_12
2
DDR3_M1_DQSB_7 AV4
BC24 DDR3_M1_DQ_11
DDR3_M1_DQS_6 AY6
C4503
BC22 DDR3_M1_DQ_10
DDR3_M1_DQSB_6 AT7
AT22 DDR3_M1_DQ_9
2 R4511 1 DDR3_M1_DQS_5
DDR3_M1_DQ_8 AP6
AT20 DDR3_M1_DQSB_5
4.7K_1%_2_DY BH14
1
DDR3_M1_DQS_4 AP3
BG15 DDR3_M1_DQ_7
DDR3_M1_DQSB_4 AR1
AY2 DDR3_M1_DQ_6
PLACE C4501 CAP CLOSE TO CPU BA3
DDR3_M1_DQS_3
DDR3_M1_DQSB_3
DDR3_M1_DQ_5 AK2
DDR3_M1_DQ_4 AL1
AT12 DDR3_M1_DQS_2
DDR3_M1_DQ_3 AR3
AT13 DDR3_M1_DQSB_2
DDR3_M1_DQ_2 AT2
AV7 DDR3_M1_DQS_1
DDR3_M1_DQ_1 AL3
AV6 DDR3_M1_DQSB_1
DDR3_M1_DQ_0 AK3
AM2 DDR3_M1_DQS_0
AM3 DDR3_M1_DQSB_0
A CPU_540276_BGA_1170P A
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
CHV_MCP_EDS
U4500
1 R4520 2 LCM_VDDEN_1V8 34B6 17E6

IN
100K_5%_2
MCSI and Camera interface

RSVD15 M44
RSVD12 K44
RSVD14 K48
D50 DDI0_TXP_0 RSVD13 K47
C51 DDI0_TXN_0
MCSI_1_CLKP T44
H49 DDI0_TXP_1 MCSI_1_CLKN T45
H50 DDI0_TXN_1
D Y47
P1V8A DDI0 MCSI_1_DP_0
D
DDI0_TXP_2 MCSI_1_DN_0 Y48
F53 DDI0_TXN_2 MCSI_1_DP_1 V45
F52 MCSI_1_DN_1 V47
1 R4811 2 SOC_SDMMC3_P1V8_EN OUT 34A2 34D7 G53 DDI0_TXP_3 MCSI_1_DP_2 V50
10_5%_2 G52 V48
DDI0_TXN_3 MCSI_1_DN_2
MCSI_1_DP_3 T41 UNUSED SIGNALS CAN BE NC
H47 DDI0_AUXP MCSI_1_DN_3 T42
R4810 2 SOC_SDMMC3_P1V8_EN H46 DDI0_AUXN
1 34A2 34D7
OUT MCSI_2_CLKP P50
10_5%_2_DY W51 P48
HV_DDI0_HPD MCSI_2_CLKN
1 R4809 2 SOC_SDMMC3_PWR_EN_N 34A2
OUT Y51 P47
10_5%_2 HV_DDI0_DDC_SCL MCSI_2_DP_0
Y52 HV_DDI0_DDC_SDA MCSI_2_DN_0 P45
MCSI_2_DP_1 M48
2
V52 PANEL0_BKLTEN MCSI_2_DN_1 M47
R4514 V51 PANEL0_BKLTCTL
W53 PANEL0_VDDEN RSVD17 T50
402_1%_2 F38 T48
DDI0_PLLOBS_P RSVD16
G38 D\D\I\0\_\P\L\L\O\B\S\
R4711 2
1
MCSI_COMP P44 1
27B3 OUT DP_TX0_DP C4611 1 20.1UF_16V_2 DP_TX0_C_DP J51 DDI1_TXP_0 150_1%_2
27B3 OUT DP_TX0_DN C4612 1 20.1UF_16V_2 DP_TX0_C_DN H51 DDI1_TXN_0 GP_CAMERASB00 AB41
C AB45 C
27C3 OUT DP_TX1_DP C4613 1 20.1UF_16V_2 DP_TX1_C_DP K51 DDI1_TXP_1
GP_CAMERASB01
AB44
27C3 OUT DP_TX1_DN C4614 1 20.1UF_16V_2 DP_TX1_C_DN K52 DDI1_TXN_1
GP_CAMERASB02
AC53
GP_CAMERASB03
L53 DDI1_TXP_2
DDI1 GP_CAMERASB04 AB51
L51 DDI1_TXN_2 GP_CAMERASB05 AB52
GP_CAMERASB06 AA51
M52
EDP M51
DDI1_TXP_3
DDI1_TXN_3
GP_CAMERASB07
GP_CAMERASB08
AB40
Y44
1 R4707 2
34A8 OUT CPU_EDP_AUX_DP M42 DDI1_AUXP Y42 1 2
CPU_EDP_AUX_DN K42 GP_CAMERASB09 R4706 100K_5%_2
34A8 OUT DDI1_AUXN Y41 100K_5%_2
GP_CAMERASB10
V40 1 2 100K_5%_2
27D7 IN CPU_EDP_HPD# R51 HV_DDI1_HPD
GP_CAMERASB11 R4705
17E6 OUT LCM_BKLTEN_1V8 P51 PANEL1_BKLTEN

2
27C8 INV_PWM_APU_1V8 P52

OUT PANEL1_BKLTCTL M7 MMC1_CLK 25D6
R4518 34D7
17E6 OUT LCM_VDDEN_1V8 R53 PANEL1_VDDEN
SDMMC1_CLK IN
F47
402_1%_2 F49
DDI1_PLLOBS_P
SDMMC1_CMD P6 MMC1_CMD IN 25C6 25D6
D\D\I\1\_\P\L\L\O\B\S\
M6 MMC1_D0 25D7
HDMI_TX2_DP
1
28A5 F40 SDMMC1_D0 IN

OUT DDI2_TXP_0 M4 MMC1_D1 25D7
28A5 HDMI_TX2_DN G40 SDMMC1_D1 IN
OUT DDI2_TXN_0
SDMMC1_D2 P9 MMC1_D2 IN 25D7
28A5 OUT HDMI_TX1_DP J40 DDI2_TXP_1 SDMMC1 SDMMC1_D3_CD_B P7 MMC1_D3 IN 25D7
B 28A5 HDMI_TX1_DN K40 T6 MMC1_D4 25D7
B
HDMI 28A5
OUT
OUT HDMI_TX0_DP F42
DDI2_TXN_1
DDI2_TXP_2 DDI2
MMC1_D4_SD_WE
MMC1_D5 T7
T10
MMC1_D5
MMC1_D6
IN
IN 25D7
HDMI_TX0_DN G42 MMC1_D6 IN 25D7
28A5 OUT DDI2_TXN_2 T12 MMC1_D7
MMC1_D7 IN 25D7
28A5 OUT HDMI_TXCL_DP D44 DDI2_TXP_3 MMC1_RCLK T13 MMC1_RCLK 1 FOR EMMC5.0 ONLY
28A5 OUT HDMI_TXCL_DN F44 DDI2_TXN_3 SDMMC1_RCOMP P13 TP24 TP4531 SDMMC1_RCOMP 2 R4521 1
100_1%_2
D48 DDI2_AUXP
C49 DDI2_AUXN SDMMC2_CLK K10
SDMMC2_CMD K9
28B5 IN HDMI_DDC_HPD U51 HV_DDI2_HPD
SDMMC2_D0 M12
28C8 OUT HDMI_DDC_CLK T51 HV_DDI2_DDC_SCL SDMMC2_D1 M10
28C8 OUT HDMI_DDC_DAT T52 HV_DDI2_DDC_SDA SDMMC2_D2 K7
SDMMC2 SDMMC2_D3_CD_B K6
B53 RSVD6
A52 RSVD3 SDMMC3_CLK F2
E52 D2
P3V3S RSVD9 SDMMC3_CMD
D52 RSVD8 SDMMC3_CD_B K3
B50 RSVD5 NC's
1
B49 RSVD4 SDMMC3_D0 J1

R3016 E53 RSVD10 SDMMC3_D1 J3
C53 H3
100K_5%_2
RSVD7 SDMMC3_D2
A51 RSVD2 SDMMC3_D3 G2
A CLOSE TO U4500 A49 RSVD1
A
2
G44 SDMMC3 K2 SOC_SDMMC3_P1V8_EN 34D7

RSVD11 SDMMC3_1P8_EN OUT
34C6 IN CPU_EDP_AUX_DN C3010 1 0.1UF_16V_2
2 EDP_AUX_DN OUT 27C3 SDMMC3_PWR_EN_B L3 SOC_SDMMC3_PWR_EN_N
OUT 34C7
P12
34C6 IN CPU_EDP_AUX_DP C3011 1 0.1UF_16V_2
2 EDP_AUX_DP OUT 27C3
SDMMC3_RCOMP
1
SDMMC3_RCOMP 1 R4712 2
R3017
DB_0425 80.6_1%_2
100K_5%_2
INVENTEC
2
CPU_540276_BGA_1170P
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
U4500 CHV_MCP_EDS
C24 PCIE_TXP0 SATA_TXP0 C31

B24 PCIE_TXN0 SATA_TXN0 B30
G20 PCIE_RXP0 SATA_RXP0 N28
J20 PCIE_RXN0 SATA_RXN0 M28
SATA_TXP1 C29
A25 PCIE_TXP1 SATA_TXN1 A29
C25 PCIE_TXN1 SATA_RXP1 J28
D20 PCIE_RXP1 SATA_RXN1 K28
F20 PCIE_RXN1
C4504 0.1UF_16V_2 SATA_LEDN AH3
D 21C6 PCIE_WLAN_TX_C_DP 2 1 PCIE_WLAN_TX_DP B26 AH2 1 R4540 2 MMC1_RST#
25C6
OUT PCIE_TXP2 SATA_GP0 OUT D
21C6 PCIE_WLAN_TX_C_DN 2 1 PCIE_WLAN_TX_DN C26 PCIe SATA AG3 SHORT_0402_5
WLAN OUT PCIE_TXN2 SATA_GP1
2
21C6 IN PCIE_WLAN_RX_DP C4505 0.1UF_16V_2 D22 PCIE_RXP2 SATA_GP2 AG1
PCIE_WLAN_RX_DN F22 AF3 TP45401
21C6 IN PCIE_RXN2 SATA_GP3
TP24 R4532
A27 N30 SATA_OBSP 402_1%_2
PCIE_TXP3 SATA_OBSP
C27 PCIE_TXN3 SATA_OBSN M30 SATA_OBSN
1
G24 PCIE_RXP3
J24 PCIE_RXN3 FST_SPI_CLK W3 PCH_SPI_CLK OUT 35B4
P1V8A AM10 PCIE_CLKREQ0B FST_SPI_CS0_B V4 PCH_SPI_CS0# OUT 35B4

AM12 PCIE_CLKREQ1B FST_SPI_CS1_B V6
1 R4523 2 43C1 IN CLKREQ_WLAN1V8# AK14 PCIE_CLKREQ2B FST_SPI_CS2_B V7
AM14 PCIE_CLKREQ3B
10K_5%_2 V2 PCH_SPI_SI 35A4
FST_SPI_D0 BI
A21 CLK_DIFF_P_0 FAST SPI FST_SPI_D1 V3 PCH_SPI_SO BI 35A4
C21 CLK_DIFF_N_0 FST_SPI_D2 U1 PCH_SPI_IO2 BI 35A4
C19 CLK_DIFF_P_1 FST_SPI_D3 U3 PCH_SPI_IO3 BI 35A4
B20 CLK_DIFF_N_1
21B6 OUT CLK_PCIE_WLAN_DP C18 CLK_DIFF_P_2 MF_HDA_RSTB AF13 R4536 1 2 75_5%_2 HDA_RST# BI 18A2
21B6 OUT CLK_PCIE_WLAN_DN B18 CLK_DIFF_N_2 MF_HDA_SDI1 AD6
C17 CLK_DIFF_P_3 MF_HDA_CLK AD9 R4538 1 2 75_5%_2 HDA_BITCLK BI 18A2
A17 CLK_DIFF_N_3 MF_HDA_SDI0 AD7 HDA_SDIN0 OUT 18A2
2
C C16 CLK_DIFF_P_4 MF_HDA_SYNC AF12 R4537 1 2 75_5%_2 HDA_SYNC BI 18A2 C

B16 CLK_DIFF_N_4 MF_HDA_SDO AF14 R4539 1 2 75_5%_2 HDA_SDOUT BI 18A2
R4522 AB9
402_1%_2 PCIE_OBSP D26 PCIE_OBSP
MF_HDA_DOCKENB
MF_HDA_DOCKRSTB AB7 DAMPING RESISTOR
F26 C4652
PCIE_OBSN PCIE_OBSN 1 2
PCSPKR
1
AUDIO SPKR H4
OUT 18B1 DB_1121
V14 SPI1_CLK
CSC0402_DY
EMI
Y13 SPI1_CS0_B GP_SSP_2_CLK AK9
Y12 SPI1_CS1_B
SPI GP_SSP_2_FS AK10
V13 SPI1_MISO GP_SSP_2_TXD AK12
V12 SPI1_MOSI GP_SSP_2_RXD AK13
SPI FLASH
CPU_540276_BGA_1170P
P1V8A
35B8 35A6 IN SPI_CS0# R35 1 2 10K_5%_2
35B8 35A1 IN SPI_WP# R4546 1 2 10K_5%_2 C14
35A1
35B6 IN SPI_HOLD R4545 1 2 10K_5%_2 1 2 35D3 IN PCH_SPI_CLK R4631 1 2 10_5%_2 SPI_SOC_R_CLK OUT 35A8
0.1UF_16V_2
B U4701 B
35B8 35A6 IN SPI_CS0# 1 CS# VCC 8
35A1 17D6 IN SPI_SO_IO1 2 DO(IO1) HOLD# or RESET#(IO3) 7 SPI_HOLD IN 35A1
35B8
35B8 35A1 IN SPI_WP# 3 WP#(IO2) CLK 6 SPI_CLK IN 35A6
4 GND DI(IO0) 5 SPI_SI_IO0 IN 17D6 35A1
MXIC_MX25U6435FM2I_10G_SOP_8P
35D3 IN PCH_SPI_CS0# R4807 1 2 33_5%_2 SPI_SOC_R_CS0# OUT 35A8
SPI_SI_IO0 OUT 17D6

35C3 PCH_SPI_SI R4633 2 1 10_5%_2 35B6 (SPI_IO0)
IN
SPI_SO_IO1 IN 17D6
35C3 PCH_SPI_SO R4648 2 1 10_5%_2 35B8 (SPI_IO1)
OUT
P3V3_LDO
A A
SPI_WP#
10
OUT 35B8
35C3 PCH_SPI_IO2 R4805 2 1 10_5%_2
(SPI_IO2)
U4702 IN
17D6 OUT EC_SPI_CS0# 1 1D+ S 9 EC_RSMRST# IN 12A6 17D1 17D3 38B4
GND VCC
17D6 OUT EC_SPI_CLK 2 1D- D+ 8 SPI_CS0# IN 35B8

35B1 OUT SPI_SOC_R_CS0# 3 2D+ D- 7 SPI_CLK IN 35B6 35C3 IN PCH_SPI_IO3 R4806 2 1 10_5%_2 SPI_HOLD OUT 35B6
35B8
35B1 SPI_SOC_R_CLK 4 6 (SPI_IO3)
OUT 2D- OE#
TI_TS3USB221ARSER_QFN_10P
1
INVENTEC
5
100K_5%_2
R4702
TITLE
2
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
STRAP PIN XTAL_SOC_IN
*PLEASE REFERENCE TO CRB PAGE23* P1V8A
P1V8A PU SECURITY ENABLE

PD SECURITY DESABLE 4 4 3 3
36B1 PCI_SERR# 1 R4534 2
1 1 2 2 OUT
1 R4550 2 FLASH_OVERRIDE 10K_5%_2
OUT 17B6 36B5
36C7
XTAL_4PIN_19.2MHZ
100K_5%_2 X4500
6018B0072401
2 R4548 1 EC_SCI# OUT 36B5 17B6
4.7K_5%_2
R4543
D 1 R4547 2 MUX_GPIO_SUS2 36B5 1 2
OUT CHV_MCP_EDS D
10K_5%_2 200K_5%_2 U4500
2
1 R4549 2 BBS OUT 36B5
100K_5%_2 C4509 C4510
PD DSI DISABLE 15PF_50V_2
SI 1216 15PF_50V_2
P24 OSCIN
XTAL_SOC_OUT M22 C11
2 R4693 1 MUX_GPIO_SUS3 OUT 36B5
OSCOUT RSVD3
B10
RSVD2
1
10K_1%_2_DY RSVD9 F12
J26 RSVD13
RSVD8 F10
N26
2 R4554 1 MUX_GPIO_SUS8 36B5 36C7
RSVD17
OUT ICLKICOMP P20 ICLKICOMP iCLK RESERVED D12
10K_1%_2_DY ICLKRCOMP N20 ICLKRCOMP
RSVD5
E8
2.49K_1%_2
P26 RSVD7
2
2 R4553 1 MUX_GPIO_SUS9 RSVD18 C7
49.9_1%_2
OUT 36B5 36C7 K26 RSVD4
R4542
R4541
RSVD14 D6
1K_5%_2 M26 RSVD6
19.2MHZ AH45
RSVD16
2 R4551 1 MUX_GPIO_SUS1 OUT 36B5

RSVD1
RSVD11 J12
4.7K_5%_2 RSVD10 F7
A9
1
MF_PLT_CLK0 J14
C9 RSVD12
PLTFM CLK's
2 R4844 1 FLASH_OVERRIDE OUT 17B6 36D7
36B5 B8
MF_PLT_CLK1
RSVD15 L13
MF_PLT_CLK2
4.7K_5%_2_DY B7 MF_PLT_CLK3 AK6 SIO_I2C_CLK 36A4
B5 MF_PLT_CLK4
I2C0_SCL
AH7 SIO_I2C_DATA
IN
B4 I2C0_SDA BI 36A4
MF_PLT_CLK5
C AF6 C
1 R4533 2 MUX_GPIO_SUS11 OUT 36B5 P1V8A 1
AM40
I2C1_SCL
AH6
10K_5%_2 TP24 TP4551
GPIO_DFX0 I2C1_SDA
1
AM41
TP24 TP4552
GPIO_DFX1
1 R4849 2 MUX_GPIO_SUS9 36B5 36C7 1
AM44 AF9
OUT TP24 GPIO_DFX2 I2C2_SCL
GPIO_DFX
TP4553 1
AM45 AF7 RAM_ID4
10K_5%_2_DY TP24 GPIO_DFX3 I2C I2C2_SDA IN 36A8 36B8
TP4554 AM47
2 R4851 1 MUX_GPIO_SUS8 GPIO_DFX4
R4544 2
OUT 36B5 36D7
4.7K_5%_2
AK48 GPIO_DFX5 I2C3_SCL AE4
4.7K_5%_2 AM48 AD2 RAM_ID1
GPIO_DFX6 I2C3_SDA IN 36B8
AK41 GPIO_DFX7
AK42 GPIO_DFX8 I2C4_SCL AC1 RAM_ID2 IN 36B8
P1V8A AD3 RAM_ID3 36B8
DB_1118 I2C4_SDA IN
EC_WAKE_SCI#_N
1
AD51 GPIO_SUS0
36C7 MUX_GPIO_SUS1 AD52 AB2 LED_INT#_SOC 27A8
36C1 36B8 RAM_ID1 1 2 1K_5%_2_DY BI GPIO_SUS1 I2C5_SCL BI
OUT R4892
36D7 MUX_GPIO_SUS2 AH50 AC3 LED2_INT#_SOC 27A6
36C1 36B8 RAM_ID2 1 2 1K_5%_2_DY BI GPIO_SUS2 I2C5_SDA BI
OUT R4893
36D7 MUX_GPIO_SUS3 AH48
RAM_ID3 1 2 1K_5%_2 BI GPIO_SUS3
GPIO_SUS
OUT R4894
36D7 BI BBS AH51 GPIO_SUS4 I2C6_SCL AA1 PCI_SERR#
IN 36D2
36D7
36C7 17B6 IN FLASH_OVERRIDE AH52 GPIO_SUS5 I2C6_SDA AB3 1 R4635 2 KBRST# IN 17E1
17B6 36D7 BI EC_SCI# AG51 GPIO_SUS6 SHORT_0402_5
43D8 SOC_SMI# AG53 AA3 LED3_INT#_SOC 27A4
36C1 36A8 RAM_ID4 1 2 1K_5%_2_DY IN GPIO_SUS7 I2C_NFC_SCL BI
OUT R4895
36C7 BI MUX_GPIO_SUS9 AF52 SEC_GPIO_SUS9 I2C_NFC_SDA Y21
TP24
36D7 36C7 BI MUX_GPIO_SUS8 AF51 SEC_GPIO_SUS8
TP_INT#_SOC AE51 AM6 TP4537 PCU_SMB_CLK
17D8 IN SEC_GPIO_SUS10 MF_SMB_CLK BI 36A7
B 36C7 IN MUX_GPIO_SUS11 AC51 SEC_GPIO_SUS11
SMBUS MF_SMB_DATA AM7 PCU_SMB_DATA BI 36A7 B
1 R4555 2 GPIO0_RCOMP AH40 GPIO0_RCOMP MF_SMB_ALERTB AM9
1SOC_COLD_RESET_N Y3
100_1%_2 TP24 GPIO_ALERT
P1V8A
TP4535
1 R4632 2
PASSWORD_0805
1
CPU_540276_BGA_1170P 8.2K_5%_2
36C1 36B8 OUT RAM_ID1 R4900 1 2 10K_5%_2
2 B500
OUT RAM_ID2 R4901 1 2 10K_5%_2
36C1 36B8 OUT RAM_ID3 R4902 1 2 10K_5%_2_DY
RAM_ID4 1 2 10K_5%_2 P1V8A

36C1 36B8 OUT R4903 P3V3A
R4686
1 2
P1V8A P3V3S SIO_I2C_CLK 10K_5%_2 I2CO_SCL
36C1 BI BI 16B8
1 R4681 2 1 R4683 2
5
6
7
8
1 R4582 2
2.2K_5%_2
R4591 2.2K_5%_2
GND VCCB
SDA_BSCL_B
SDA_ASCL_A
OE
PCU_SMB_CLK 10K_5%_2_DY 1 2 SOC_SMBCLK
36B1 BI BI 17D3
16B8 U4503
1 R4560 2 1 R4561 2 0_5%_2_DY
TI_TCA9406DCUR_VSSOP_8P
A A
5
6
7
8
VCCA
2.2K_5%_2 2.2K_5%_2_DY DDR_SMB_CLK BI
GND VCCB
SDA_BSCL_B
SDA_ASCL_A
OE
R4682 R4684
U4502 1 2 1 2
4
3
2
1
TI_TCA9406DCUR_VSSOP_8P_DY SIO_I2C_DATA 2.2K_5%_2 2.2K_5%_2
I2CO_SDA
VCCA
36C1 BI BI 16B8
C4636 C4631
R4583 R4562 2 1 2 1 2
1 2 1
4
3
2
R4593
1
PCU_SMB_DATA 2.2K_5%_2 2.2K_5%_2_DY 1 2 SOC_SMBDAT

36B1 BI BI 16B8
17D3 0.1UF_16V_2 0.1UF_16V_2
1
C4506
2 1
C4507
2
0_5%_2_DY
DDR_SMB_DAT BI
INVENTEC
0.1UF_16V_2_DY 0.1UF_16V_2_DY TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
CHANGE by XXX DATE
PCB P/N <ENG>
xxxxxxx PCB VER AX1
21-OCT-2002 SHEET of 36 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
P1V8A
D 37C4 OUT USB_OC1# 1 R4671 2

10K_5%_2 D
37C4 OUT USB_OC0# 1 R4677 2
10K_5%_2
U4500 CHV_MCP_EDS
USB_OTG_ID ONLY FOR CHROME OS BASED SYSTEMS

USB_OTG_ID B48
24D7 OUT USB3_PCH_TX1_DP B32 USB3_TXP0 USB_DP0 C42 USB_P0_DP BI 24C8
24D7 OUT USB3_PCH_TX1_DN C32 USB3_TXN0 USB_DN0 B42 USB_P0_DN BI 24C8
24D7 IN USB3_PCH_RX1_DP F28 USB3_RXP0
24D7 IN USB3_PCH_RX1_DN D28 C43 USB_P2_DP BI 23B5
USB3.0 USB3_RXN0 USB_DP1
B44 USB_P2_DN 23B5
A33
USB_DN1 BI
USB3_TXP1
C33 USB3_TXN1 USB_DP2 C41 USB_CR_DP BI 20D7
F30 USB3_RXP1 USB_DN2 A41 USB_CR_DN BI 20D7
D30 USB3_RXN1
USB_DP3 C45 USB_CAM_DP BI 27A8
C34 USB3_TXP2 USB_DN3 A45 USB_CAM_DN BI 27B8
B34 USB3_TXN2
C G32 B40 USB_P4_DP 44D8
44D4
C
USB3_RXP2 USB_DP4 BI
J32 USB3_RXN2 USB_DN4 C40 USB_P4_DN BI 44D8
44D4
USB3.0
USB2.0
C35 USB3_TXP3 USB_OC1_B P16 USB_OC1# IN 37D2
A35 USB3_TXN3 USB_OC0_B P14 USB_OC0# IN 37D2
G34 USB3_RXP3
J34 B46
2
USB3_RXN3 RSVD3
USB_VBUSSNS B47 USB_VBUS_SENSE
R4563 USB3_OBSP D34 USB3_OBSP USB_RCOMP A48 USB_RCOMP 1 2
1 R4837 2
402_1%_2 USB3_OBSN F34 USB3_OBSN R4564 113_1%_3
0_5%_2
USB_HSIC_0_STROBE M36
C37 N36 0402 NR
1
RSVD4 USB_HSIC_0_DATA
A37
HSIC
RSVD1
F36 RSVD7 USB_HSIC_1_STROBE K38
D36 M38
M34
RSVD6 USB_HSIC_1_DATA
N38 USB_HSIC_RCOMP 1 R4676 2
RESERVED
RSVD11 USB_HSIC_RCOMP
M32 45.3_1%_2
RSVD10
AD101 TP4541
UART1_TXD
TP24
C38 AD121
RSVD5 UART1_RXD
TP24
B38 RSVD2 UART1_CTS_B AD13
TP4542
1.8V
UART
G36 RSVD8 UART1_RTS_B AD14

J36 RSVD9
Y6 1 TP4543
B UART2_TXD
TP24 B
N34 Y7 1
RSVD12 UART2_RXD
TP24 IT IS RECOMMENDED THAT THE UART BE DISABLED DURING NORMAL PLATFORM OPERATION.
P34 RSVD13 UART2_CTS_B V9
TP4544
UART2_RTS_B V10 AN ENABLED UART CAN INTERFERE WITH PLATFORM POWER MANAGEMENT
CPU_540276_BGA_1170P
A A
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
P3V3A
P1V8A
R4586
1 2
Q4506 10K_5%_2
1 R4625 2 PMU_RSTBTN# 38B3 S1 1 P1V8A P3V3AL
OUT
2.7K_5%_2 17D6 IN ACPRESENT 2 G1
1 C4515 2
BAT54_30V_0.2A
6
1
D1
D2 3 1 R4587 2
P1V8A 0.1UF_16V_2_DY 5 G2 1K_5%_2

4
2
S2
PMU_AC_PRESENT OUT 38B3
NC
D4501
L2N7002DW1T1G
D P3V3_RTC
1 R4660 2 PCI_3S_SERIRQ 17E3 26A7 38B7 17E1
D
BI
3
10K_5%_2
1 R704 2
POWERPAD2X2M_DY
SHORT_0402_15
1
1 R4709 2 SUS_PWR_DN_ACK OUT 38B3 38C7 12A7 17B6
10K_5%_2_DY
DB_1111 P3V3_RTC
PAD4501
1
C4511
2 1 RTCX2
6018A0001401
2
1 R4843 2 COREPWROK 15PF_50V_2
2
OUT 13C1 13D3 38C4
1
10M_5%_2
32.768KHZ
1
100K_5%_2
2
SI 1224
2
R4579
R4580 R4581
X4501
20K_5%_2 20K_5%_2
1 1
SUS_PWR_DN_ACK
2
1 R4815 2
OUT 38B3 38D7 12A7 17B6 C4512
CSC0805_DY
RTCX1
3
4
1UF_10V_2
1
100K_5%_2 2 1
1UF_10V_2
1
C4627
C4514
C4625
15PF_50V_2
C C
TP24 U4500 CHV_MCP_EDS
1
TP4511
2
2
TP24
1
TP4512 AF42 M18
TP24 TCK BRTCX1_PAD C4513
1 AD47 K18 0.1UF_16V_2
JTAG/ITP
TDI BRTCX2_PAD
TP4513 AF40 F16 1 2
TP24 TDO BVCCRTC_EXTPAD
XDP TP4514
1 AD48
AB48
TMS
D18 RTC_RST_N
P1V8A
P1V8A
RTC
TP24 TRST_B SRTCRST_B
1 (3.3V) G16 COREPWROK 13C1 38C7 13D3 P3V3A
TP4515
COREPWROK IN
F18 EC_RSMRST#
2
12A6
35A6
17D3
17D1
1K_5%_2
TP24 RSMRST_B IN
1 AD45 J16 RTC_TEST_N
R4628
CX_PRDY_B RTEST_B
TP4516
4.7K_5%_2
AF41 1
G18 R4820 2
1 R4584 2
TP24 CX_PREQ_B RSVD_VSS 1 R4814 2 MOIC_RSMRST
1 M13 IN 12A7
RSVD5 10K_5%_2 12A8
KEEP THE STUB AS SHORT AS POSSIBLE TP4517 AE3 SUS_PWR_DN_ACK OUT 0_5%_2_DY 1 U4504 5
SUSPWRDNACK 38C7 38D7 12A7 17B6 NC VCC
17E3 CLK_KBPCI R4571 1 222_5%_2 CLK_KBPCI_R P2 D14 PMU_STAT_1V8# 26A5
1
OUT MF_LPC_CLKOUT0 SUS_STAT_B OUTTP24
21B2 OUT CLK_PCI_DEBUG R4572 1 222_5%_2 1 5.1_5%_2 2 R3 MF_LPC_CLKOUT1 PMU_SUSCLK C15 GPS_32K_CLK 1 TP4536 38B3 IN PLT_RST_1V8# 2 IN-A
26B6 CLK_TPM R4573 1 20_5%_2_DY R4828
T3 C12 SLP_S4# 43B8 1.8V
OUT PCI_3S_CLKRUN# LPC_CLKRUNB PMU_SLP_S4_B OUT
OUT P3 LPC_FRAMEB PMU_SLP_S3_B B14 SLP_S3# OUT 43A8 1.8V 3 GND OUT-Y 4 PLT_RST# OUT 21B2
17E3
26B6
17E3
26C6
21B2 LPC_3S_FRAME# AF2 PMU_RSTBTN# IN 38D7 1.8V/XDP
PMU
LPC
OUT PMU_RESETBUTTON_B TSB_TC7SZ07FU_SSOP_5P
26C6
21B6
17E3 BI LPC_3S_AD<0> M3 MF_LPC_AD0 PMU_PLTRST_B F14 PLT_RST_1V8# OUT 38B3 1.8V
LPC_3S_AD<1> M2 C14 PMU_BATLOW# 6019B0599801
26C6
21B6
17E3 BI MF_LPC_AD1 PMU_BATLOW_B OUT 43B6 1.8V
B 21B6
17E3
26C6 LPC_3S_AD<2> N3 C13 PMU_AC_PRESENT 1.8V/EC B
BI MF_LPC_AD2 PMU_AC_PRESENT IN 38D2
17E3
26C6
21B6 LPC_3S_AD<3>
BI N1 MF_LPC_AD3 PMU_SLP_S0IX_B A13 DB_1112
PMU_SLP_LAN_B B12
2 R4574 1 LPC_HVT_RCOMP T4 N16 PMU_PCIE_WAKE# 43D6 1.8V PVCORE
LPC_HVT_RCOMP PMU_WAKE_B IN
100_1%_2
26A7 17E3 BI PCI_3S_SERIRQ T2 ILB_SERIRQ PMU_PWRBTN_B M16 SB_PWRBTN# IN 43C5 1.8V/EC
38D7
17E1 P18 PVGG
TP24 PMU_WAKE_LAN_B
1 H5
P1V05A
PWM
PWM0
TP4509 AD42 SVID_CLK
Voltage sense
1 H7 PWM1 SVID0_CLK OUT 42C6 CLOSE TO VR

SVID
P1V8A TP4510 AD41 SVID_DATA 42B6

TP24 SVID0_DATA BI
AD40 SVID_ALERT 42A6
SVID0_ALERT_B IN
P28 38A2 8D6 OUT VCC_SENSEP 2 R4698 1
2
RSVD6
P30 38A2 100_1%_2
RSVD7 AG32 VCC0_SENSEP_R R4617 1 2 VCC_SENSEP 38B2
R4575 AF50 RSVD4
CORE_VCC0_SENSE
AJ32 VCC0_SENSEN_R
IN 8D6 38A2 10D7 OUT VGG_SENSEP 2 R4699 1
100_1%_2
Reserved
AF48 CORE_VSS0_SENSE
RSVD3 AD29 VCC1_SENSEP_R 100_1%_2
20K_5%_2 AF44 CORE_VCC1_SENSE
AF45
RSVD1
CORE_VSS1_SENSE AF27 VCC1_SENSEN_R R4618 1 2 VCC_SENSEN IN 38A2 8D6 38A2 OUT VNN_SENSEP 2 R4726 1
1
RSVD2 AD24 VGG_SENSEP_R

CPU_PROCHOT# 1 R4576 2 CPU_PROCHOT#_R AD50 DDI_VGG_SENSE 100_1%_2 100_1%_2
10C7 8C7 17C2 IN PROCHOT_B AD22 VGG_SENSEN_R
0_5%_2
UNCORE_VSS_SENSE2
AC27 VNN_SENSE_R R4619 1 2 VCC_SENSEP IN 38B2 8D6 38A2 2 R4836 1
UNCORE_VSS_SENSE1
100_1%_2 RSC_0402_DY
3 2 R4620 1 2 VCC_SENSEN IN 38A2 8D6
D S
100_1%_2
R4621 1 2 VGG_SENSEP 38A2
P3V3S Q4505 IN 10D7 38A2 8D6 OUT VCC_SENSEN 2 R4700 1
SHORT_0402_5
G
L2N7002WT1G_DY 2 VGG_SENSEN 100_1%_2

A CPU_540276_BGA_1170P R4622 1 IN 38A2 10D7 A
R4578 SHORT_0402_5 38A2 10D7 OUT VGG_SENSEN 2 R4701 1
VNN_SENSEP
1
1 2 R4623 1 2 38A2 100_1%_2

IN
SHORT_0402_5
0_5%_3_DY
CLOSE TO CPU
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
PVCORE
PVCORE
22UF_6.3V_5
22UF_6.3V_5
1
1
2.2UF_6.3V_2
2.2UF_6.3V_2
2.2UF_6.3V_2
SI 1231
470UF_2V
C4619
C4609
C4516
C4517
C4518
C4519
+
P1V05A
SFI_SFI0603_240E2R5PP_LF_2P_DY
2
6011B0096201_DY
1
D4500
D PVCORE
22UF_6.3V_3
22UF_6.3V_3
22UF_6.3V_5
U4500 CHV_MCP_EDS
1
D
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
2
C4546
C4547
C4541
C4542
C4543
C4544
C4545
C4630
5.4A (MERGE)
2
UNCORE_VNN_S41 AA18
AF36 CORE_VCC1_S0IX3 UNCORE_VNN_S42 AA19
AG33 AA21
2
CORE_VCC1_S0IX7 UNCORE_VNN_S43
1
2.2UF_6.3V_2
2.2UF_6.3V_2
2.2UF_6.3V_2
2.2UF_6.3V_2
2.2UF_6.3V_2
AG35 CORE_VCC1_S0IX8 UNCORE_VNN_S44 AA22
AG36 AA24
C4520
C4521
C4522
C4523
C4524
CORE_VCC1_S0IX9 UNCORE_VNN_S45
AG38 CORE_VCC1_S0IX10 UNCORE_VNN_S46 AA25
AJ33 CORE_VCC1_S0IX14 UNCORE_VNN_S47 AC18
AJ36 CORE_VCC1_S0IX15 UNCORE_VNN_S48 AC19
2
AJ38 AC21
CORE_VCC1_S0IX16 UNCORE_VNN_S49 P1V05A
6.4A UNCORE_VNN_S410 AC22
UNCORE_VNN_S411 AC24
AF30 CORE_VCC1_S0IX2
UNCORE_VNN_S412 AC25
AG27 CORE_VCC1_S0IX4
UNCORE_VNN_S413 AD25
AG29
PVGG CORE_VCC1_S0IX5
UNCORE_VNN_S414 AD27
AG30
1
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
CORE_VCC1_S0IX6
AJ27 CORE_VCC1_S0IX11 AA30
C4626
C4549
C4550
C4551
C4552
AJ29 RSVD1
PLACE CPU TOP SIDE CORE_VCC1_S0IX12 V33
AJ30 UNCORE_V1P15_S0IX6
CORE_VCC1_S0IX13
UNCORE_V1P15_S0IX1 AA32 P1V05A
PVGG SOLVE RIPPLE AF29 CORE_VCC1_S0IX1
UNCORE_V1P15_S0IX2 AA33
2
UNCORE_V1P15_S0IX3 AA35
1
1
C C
470UF_2V
1UF_6.3V_2
SI 1224 AD16 AA36
SI 1218
DDI_VGG_S0IX1 UNCORE_V1P15_S0IX4
1
C4632
2.2UF_6.3V_2
2.2UF_6.3V_2
2.2UF_6.3V_2
2.2UF_6.3V_2
2.2UF_6.3V_2
AD18 AC32
C4548
+
AD19 Y30
C4527
C4528
C4529
C4530
C4531
AF16 DDI_VGG_S0IX4 UNCORE_V1P15_S0IX8 Y32
AF18 Y33
22UF_6.3V_3
P1V05A
2
2
AF19 Y35
1
2
AF21 DDI_VGG_S0IX7
C4640
AF22 V19
iCLK
DDI_VGG_S0IX8 ICLK_GND_OFF2
AJ19 V18
22UF_6.3V_3
DDI_VGG_S0IX15 ICLK_GND_OFF1
1
2.2UF_6.3V_2
1UF_6.3V_2
AG16 DDI_VGG_S0IX9 11A P1V05A
AG18 AM21
C4553
C4554
C4555
2
DDI_VGG_S0IX10 DDR_V1P05A_G31
AG19 DDI_VGG_S0IX11 DDR_V1P05A_G34 AM33
DB_1112 AG21 DDI_VGG_S0IX12 DDR_V1P05A_G32 AM22
DDR
AG22 AN22
P1V15A DDI_VGG_S0IX13 DDR_V1P05A_G35
2
AG24 AN32
1
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
DDI_VGG_S0IX14 DDR_V1P05A_G36
AJ21 DDI_VGG_S0IX16 DDR_V1P05A_G33 AM32
C4556
C4557
C4558
AJ22 DDI_VGG_S0IX17
AJ24 V22
PCIe
1UF_6.3V_2
DDI_VGG_S0IX18 PCIE_V1P05A_G31
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
AK24 V24
1
1
DDI_VGG_S0IX19 PCIE_V1P05A_G32
2
C4532
C4533
C4534
C4535
C4536
C4537
AK30 CORE_V1P15_S0IX1
SATA
AK35 CORE_V1P15_S0IX2 SATA_V1P05A_G32 U24
B AK36 U22 B
CORE_V1P15_S0IX3 SATA_V1P05A_G31 P1V05A
2
2
AM29 CORE_V1P15_S0IX4
P1V15A
0.7A USB3_V1P05A_G32 V27
USB
AK33 FUSE_V1P15_S0IX2 USB3_V1P05A_G31 U27
AJ35 V29
1
P1V15A DB_0521
1UF_6.3V_2
1UF_6.3V_2
FUSE_V1P15_S0IX1 USBSSIC_V1P05A_G3
AM19
C4560
C4559
FUSE
DDI_V1P15_S0IX2 N18
AK21 DDI_V1P15_S0IX1
FUSE3_V1P05A_G5 P1V05A
FUSE_V1P05A_G3 U19
P1V05A
2
1
1
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
1
1UF_6.3V_2
C4538
C4539
C4540
C4561
CPU_540276_BGA_1170P
1
1UF_6.3V_2
1UF_6.3V_2
C4562
C4563
2
2
2
2
P1V05A
P1V05A
P1V05A
A CAD NOTE A
PLACE CLOSE TO V29 CAD NOTE CAD NOTE
1
1
2.2UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
1
22UF_6.3V_5
PLACE CLOSE TO AM21 STICHING CAPS

C4566
C4569
C4570
C4564
2
2
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
P1V24A
P1V35 P1V35
P1V24A
D
1
1UF_6.3V_2
1UF_6.3V_2
1
D
22UF_6.3V_5
22UF_6.3V_5
1UF_6.3V_2
C4573
C4574
C4571
C4572
C4588
P1V24A
P1V24A
U4500
2
CHV_MCP_EDS
2
1UF_6.3V_2
1
1
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
P1V24A
C4592
C4593
C4591
C4589
1UF_6.3V_2
P1V35 AN27 DDRSFR_VDDQ_G_S4 DDI_VDDQ_G31 V36
C4590
AM25 DDR_VDDQ_G_S42 DDI_VDDQ_G32 Y36
BE1
2
DDR_VDDQ_G_S416 T40
BE53 MIPI_V1P2A_G32
1
1UF_6.3V_2
DDR_VDDQ_G_S419 P40
2
BJ2 MIPI_V1P2A_G31
DDR_VDDQ_G_S426
C4594
BJ3 DDR_VDDQ_G_S427 Y27
1
1
BJ49 ICLK_VSFR_G32
22UF_6.3V_5
22UF_6.3V_5
22UF_6.3V_5
22UF_6.3V_5
DDR_VDDQ_G_S428 Y25
BJ5 ICLK_VSFR_G31
C4578
C4577
C4576
C4575
DDR_VDDQ_G_S429
BH50
2
BH5
DDR_VDDQ_G_S425
0.55A CORE_VSFR_G35 P38
P1V24A
DDR_VDDQ_G_S424 V30 P1V24A P1V24A
BH49 CORE_VSFR_G36 P1V24A
DDR
DDR_VDDQ_G_S423 AC30
2
2 BH4 DDR_VDDQ_G_S422
PCIE_V1P05A_G31
1
1UF_6.3V_2
BE3 DDR_VDDQ_G_S417 P1V8A
BG51
1
C C
C4595
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
DDR_VDDQ_G_S421 AF35
1
1UF_6.3V_2
NOTE:DEBUG CARD IS 3.3 LEVEL BG3 DDR_VDDQ_G_S420 1.9A CORE_VSFR_G34
AD35
C4596
C4597
C4598
BJ51 CORE_VSFR_G32
C4599
DDR_VDDQ_G_S430 AD38
LPC IO SUPPLY BJ52 CORE_VSFR_G33
DDR_VDDQ_G_S431 AC36
P3V3A_PRIME
2
AY10 CORE_VSFR_G31
1
1UF_6.3V_2
1UF_6.3V_2
DDR_VDDQ_G_S414
SHORT_0402_15
AY44
2
DDR_VDDQ_G_S415
C4600
C4601
SD3 IO SUPPLY
2
AV44 DDR_VDDQ_G_S413 USBHSIC_V1P2A_G3 M41
1
AV10 U35
P1V8A DDR_VDDQ_G_S410 USB_VDDQ_G32
CHECK BE51 DDR_VDDQ_G_S418 USB_VDDQ_G33 V35
2 R4835
USB
AV38 H44
2
DDR_VDDQ_G_S412 USB_VDDQ_G31
SHORT_0603_25 AV16 DDR_VDDQ_G_S411 USBSSIC_V1P2A_G3 P41
AUDIO IO SUPPLY AU36
1 R4708 2 SDIO_V3P3A_V1P8A
DDR_VDDQ_G_S49
P1V5S AU18 DDR_VDDQ_G_S48 USB_V1P8A_G3 AA29
1
AN36
1
1
1UF_6.3V_2
1UF_6.3V_2
DDR_VDDQ_G_S47
1UF_6.3V_2
AN35 C23
C4581
DDR_VDDQ_G_S46 USB_V3P3A_G32 P3V3A_PRIME

C4580
C4579
DB_1105 AN19 B22

DDR_VDDQ_G_S45 USB_V3P3A_G31
AN18 DDR_VDDQ_G_S44
AM36
1
1UF_6.3V_2
DDR_VDDQ_G_S43 C5
2
AM18 RTC_V3P3RTC_G52
P3V3_RTC
2
DDR_VDDQ_G_S41 B6
1
C4582
1UF_6.3V_2
1UF_6.3V_2
RTC_V3P3RTC_G51
RTC
RTC_V3P3A_G51 D4
C4602
C4607
E1 SDIO_V3P3A_V1P8A_G31 RTC_V3P3A_G52 E3
E2 P3V3A_PRIME
1
1UF_6.3V_2
1UF_6.3V_2
SDIO_V3P3A_V1P8A_G32
2
B G1 SDIO_V3P3A_V1P8A_G33 B
C4603
C4608
AH4 U16
2
UNCORE_V1P8A_G32 FUSE_V1P8A_G3
AF4 UNCORE_V1P8A_G31 H10 P1V8A
1
P1V8A
1UF_6.3V_2
FUSE
Y18 FUSE1_V1P05A_G4
GPIO_V1P8A_G35 G10
AD33 FUSE0_V1P05A_G3
C4604
2
GPIO_V1P8A_G31 A3
AK18 RSVD_VSS
GPIO_V1P8A_G33 K20
AF33 RSVD1
GPIO_V1P8A_G32 M20
1
1
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
AK19 RSVD2
P1V8A GPIO_V1P8A_G34
2
C4585
C4584
C4583
P1V05A
1
1
1UF_6.3V_2
1UF_6.3V_2
1UF_6.3V_2
2
C4586
C4587
C4605
CPU_540276_BGA_1170P
1
1UF_6.3V_2
C4606
2
2
2
A A
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
D U4500
U4500 U4500 D
CHV_MCP_EDS
U4500 CHV_MCP_EDS
CHV_MCP_EDS
Power-VSS Power-VSS
Power-VSS F1 VSS18 VSS57 W1
CHV_MCP_EDS
AN33 VSS2 VSS102 Y24 C1 VSS17 VSS56 V44
Power-VSS AN21 AY9 P32 G30 TP4533 TP24
1 BH53 V42
VSS5 VSS61 VSS99 VSS53 VSS16 VSS55
BG30 VSS101 VSS52 AY28 P27 VSS98 VSS52 G28 BH52 VSS15 VSS54 V41
AN3 VSS98 VSS51 AF38 BG27 VSS100 VSS51 AY26 P22 VSS97 VSS51 G26 BH2 VSS14 VSS53 V38
AN29 VSS97 VSS50 AF32 BG24 VSS99 VSS50 AY24 P19 VSS96 VSS50 G22 BH1 VSS13
AN25 VSS96 VSS49 AF25 BG20 VSS98 VSS49 AY22 AF24 VSS1 VSS49 G14 BG53 VSS12 VSS52 V32
AN24 VSS95 VSS48 AF10 BG19 VSS97 VSS48 AY20 N53 VSS95 VSS48 G12 BG1 VSS10 VSS51 V21
AN16 VSS94 VSS47
AE9 BG18 VSS96 VSS47 AW35 N51 VSS94 VSS47 F5 B52 VSS5 VSS50 V16
AN14 VSS93 VSS46 AE8 BG16 VSS95 VSS46 AW27 N32 VSS93 VSS46 F35 B2 VSS4 VSS49 U9
AN12 VSS92 VSS45 AE6 BG14 VSS94 VSS45 AW19 N24 VSS92 VSS45 F32 VSS48 U8
AN11 VSS91 VSS44 AE53 BF42 VSS93 VSS4 AM13 N22 VSS91 VSS44 F27 TP4534 TP24
1 A6 VSS2 VSS47 U6
AN1 VSS90 VSS43 AE50 BF32 VSS92 VSS3 AK29 M9 VSS90 VSS43 F24 A5 VSS1 VSS46 U53
AM50 VSS89 VSS42 AE48 BF28 VSS91 VSS2 AK22 VSS42 F19 VSS45 U5
AM42 VSS88 VSS41 AE46 BF27 VSS90 VSS44 AV40 K45 VSS77 VSS41 E51 M24 VSSA VSS44 U49
AM4 VSS87 VSS40 AE45 BF26 VSS89 VSS43 AV35 M40 VSS87 VSS39 E35 A7 VSS3 VSS43 U48
AM38 VSS86 VSS39 AE43 BF22 VSS88 VSS42 AV30 M35 VSS86 VSS38 E19 BF50 VSS9 VSS42 U46
AM35 VSS85 VSS38
AE42 BF12 VSS87 VSS41 AV27 M27 VSS85 VSS37 D42 BF4 VSS8 VSS41 U45
AH44 VSS60 VSS37
AE40 BE35 VSS86 VSS40 AV24 AW13 VSS3 VSS36 D40 BB50 VSS7 VSS40 U43
C AM30 VSS84 VSS36
AE14 BE19 VSS85 VSS39 AV19 M19 VSS84 VSS35 D38 U42 C
VSS39
AM27 VSS83 VSS35
AE12 C20 VSS103 VSS38 AV14 M14 VSS83 VSS34 D32 BB4 VSS6 VSS38 U40
U25 VSS100 VSS34
AE11 BD53 VSS84 VSS1 AJ18 L35 VSS82 VSS33 D27 VSS37 U38
P10 VSS99 VSS33
AE1 BG7 VSS102 VSS37 AU53 L27 VSS81 VSS32 D24 BG47 VSS11
AM16 VSS81 VSS32 AD44 BD35 VSS83 VSS36 AU51 L19 VSS80 VSS31 D16 Y9 VSS70 VSS35 U33
AD4 VSS31 VSS30 AD36 BD27 VSS82 VSS35 AU3 L1 VSS79 VSS30 D10 Y50 VSS69 VSS34 U32
AK7 VSS80 VSS23 AC29 BD19 VSS81 VSS34 AU1 K50 VSS78 VSS65 J42 Y45 VSS68 VSS33 U30
AK50 VSS79 VSS29 AD32 BD1 VSS80 VSS33 AT9 T47 VSS100 VSS29 C47 Y40 VSS67 VSS32 U29
AK47 VSS78 VSS28 AD30 BC44 VSS79 VSS32 AT51 K4 VSS76 VSS28 C39 Y4 VSS66
AK45 VSS77 VSS27 AD21 BC40 VSS78 VSS31 AT45 K36 VSS75 VSS27 C36 Y38 VSS65 VSS31 U21
AK44 VSS76 VSS26 AC38 BC38 VSS77 VSS30 AT36 K34 VSS74 VSS26 C30 Y29 VSS64 VSS30 U18
AK40 VSS75 VSS25 AC35 BC28 VSS76 VSS29 AT35 K32 VSS73 VSS25 C3 Y22 VSS63 VSS36 U36
AK4 VSS74 VSS24
AC33 BC26 VSS75 VSS28 AT3 K30 VSS72 VSS24 C28 Y21 VSS62 VSS29 U14
AK38 VSS73 VSS22
AC16 BC16 VSS74 VSS27 AT27 K24 VSS71 VSS23 C22 Y19 VSS61 VSS28 U12
AK32 VSS72 VSS21
AB6 BC14 VSS73 VSS26 AT19 K22 VSS70 VSS4 AW41 Y16 VSS60 VSS27 U11
AK27 VSS71 VSS20
AB50 BC10 VSS72 VSS25 AT18 K16 VSS69 VSS22 BJ7 Y14 VSS59 VSS26 T9
AK25 VSS70 VSS19
AB47 BB35 VSS71 VSS24 AP9 K14 VSS68 VSS21 BJ47 Y10 VSS58 VSS23 P42
AM24 VSS82 VSS18
AB42 BB27 VSS70 VSS23 AP50 K12 VSS67 VSS20 BJ43 VSS25 T14
AK16 VSS69 VSS17 AB4 BB19 VSS69 VSS22 AP45 J53 VSS66 VSS19 BJ39 P4 VSS22 VSS24 R1
AJ53 VSS68 VSS16 AB14 BA35 VSS68 VSS21 AP4 M45 VSS88 VSS18 BJ35 L41 VSS19
AJ51 VSS67 VSS15 AB13 BA30 VSS67 VSS20 AN9 J38 VSS64 VSS17 BJ31 P36 VSS21 VSS20 P35
AJ3 VSS66 VSS14 AB12 BA27 VSS66 VSS19 AN8 J35 VSS63 VSS16 BJ27
B AJ25 VSS65 VSS13 AB10 BA24 VSS65 VSS18 AN6 J30 VSS62 VSS15 BJ23 B
AJ16 VSS64 VSS12 AA53 BA19 VSS64 VSS17 AN53 J27 VSS61 VSS14 BJ19 CPU_540276_BGA_1170P
AJ1 VSS63 VSS11 AA38 B36 VSS63 VSS16 AN51 J22 VSS60 VSS13 BJ15
AH9 VSS62 VSS10 AA27 B28 VSS62 VSS15 AN5 J19 VSS59 VSS12 BJ11
AH47 VSS61 VSS9
AA16 AY7 VSS60 VSS14 AN49 J18 VSS58 VSS11 BG5
AH42 VSS59 VSS8
A47 AY51 VSS59 VSS13 AN48 H8 VSS57 VSS10 BG49
AH41 VSS58 VSS7
A43 AY47 VSS58 VSS12 AN46 E46 VSS40 VSS9 BG40
AH14 VSS57 VSS6
AH13 VSS56 VSS5
AH12 VSS55 VSS4
AH10 VSS54 VSS3 A19 AY3 VSS53 VSS8 AN40 M50 VSS89 VSS5 BG34
AG25 VSS53 VSS2 A15 AN30 VSS6 VSS7 AN38 V25 VSS101
AF47 VSS52 VSS1 A11 AY45 VSS57
CPU_540276_BGA_1170P CPU_540276_BGA_1170P
CPU_540276_BGA_1170P
A A
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
CHANGE by XXX DATE
PCB P/N <ENG>
xxxxxxx PCB VER AX1
21-OCT-2002 SHEET of 41 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
SVID
P1V05A
D
D
200_1%_2
200_1%_2
1 R4850 2
1 R4590 2
CPU SIDE POWER SIDE
R4592
38B3 IN SVID_CLK 1 2 200_1%_2 VR_SVID_VCC_CLK OUT 8B7
R4596
1 2 200_1%_2 VR_SVID_VGG_CLK OUT 10C7
C C
P1V05A
DB_1110
1 R4602 2
1 R4605 2
301_1%_2
301_1%_2
CPU SIDE POWER SIDE
38B3 IN SVID_DATA 1 R4601 2 1 R4846 2 VR_SVID_VCC_DATA
BI 8C7
B B
0_5%_2 0_5%_2
1 R4604 2 1 R4847 2 VR_SVID_VGG_DATA BI 10C7
0_5%_2 0_5%_2
P1V05A
200_1%_2
2
R4645
A CPU SIDE A
POWER SIDE
1
38B3 OUT SVID_ALERT 1 R4614 2 VR_SVID_VCC_ALERT# IN 8C7

0_5%_2
1 R4647 2 VR_SVID_VGG_ALERT#
IN 10C7
0_5%_2
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
P1V8A P3V3A
P1V8A P3V3A
1 R4655 2
10K_5%_2
1 R4652 2
10K_5%_2
1
1 R4657 2
10K_5%_2
1 R4656 2
10K_5%_2
G
Q4513
38B3 OUT PMU_PCIE_WAKE# 2 S D 3 PCIE_WAKE# IN 17B6 21B6
D RU1C001UNTCL
D
36B5 OUT SOC_SMI# EC_SMI# IN 17E3
R4637 2
1
0_5%_2_DY
P1V8A
R4653 2
10K_5%_2
2
D4700 P3V3S
NC
EC_PWRSW#
C 38B3 OUT SB_PWRBTN# 1 3
IN 17D3 17E7
P1V8A C
IN P3V3_CARD
BAT54_30V_0.2A
1 R4640 2
10K_5%_2
10K_5%_2
2 R1307 1
10K_5%_2
1 R4643
Q1302
S1 1
2
P3V3_LDO P3V3A G1
6 CLKREQ_WLAN1V8#OUT 35C6
2.2K_5%_2
D1 3
1
D2
CLKREQ_WLAN# 5
R4644
21B6 IN G2
4
P1V8A P3V3A
2
10K_5%_2
S2
R4642
SLP_S4#_3R OUT 13A8 13B8 17D3 L2N7002DW1T1G
10K_5%_2_DY
23
2
Q4524
20K_5%_2
R4659
R4661
1
1 G
L2N7002WT1G
RU1C001UNTCL
3
2
S
Q4516
D4701
1
D
B B
NC
38B3 SLP_S4# 1
PMU_BATLOW# EC_PMU_BATLOW#
2
G
IN 38B3 OUT 1 3
IN 17E3
1
100K_5%_2
S
R4670
BAT54_30V_0.2A
2
2
P3V3_LDO P3V3A
P3V3_LDO
2.2K_5%_2
1
R4641
2
10K_5%_2
R4639
SLP_S3#_3R OUT 12B7 14D8 17E6 43A5

23
R4834
Q4525
10K_5%_2
1
1 G
L2N7002WT1G SLP_S3_3R
RU1C001UNTCL
3
3 2
OUT 14A2
14A5
14A7
S
A Q4517 A
D
SLP_S3# 1 Q4714
38B3
2
G
IN
D
1
100K_5%_2
17E6 14D8 12B7 43A6 IN SLP_S3#_3R 1 G

S
R4680
S
2
L2N7002WT1G
2
2
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
CHANGE by XXX DATE
PCB P/N <ENG>
xxxxxxx PCB VER AX1
21-OCT-2002 SHEET of 43 48
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
F
USB2.0 HUB F
P3V3AL_USB_HUB0
1 R2602 2
P3V3AL_USB_HUB0 100K_5%_2_DY
10K_5%_2_DY
E E
2
TP24
R2603
TP2600
1
1
P3V3AL_USB_HUB0
DGND_USB
100K_5%_2_DY
TP2601 P3V3AL_USB_HUB0 P3V3S
1
R2601 1
L2600
TP24 1 2
TP2602 1
10UF_6.3V_3_DY
TP24 BLM18PG121SN1_DY
1
USB_RST#
C2602
17D6
2
IN
USB_P4_DP 37C4
44D8
USB_P4_DN
BI
BI 37C4
44D8
120 OHM, 2A
2
19
18
17
16
15
28
27
26
25
24
23
22
21
20
VBUSM
DRV
DPU
DMU
NC3
VDD5
TESTJ
OVCJ
PWRJ
LED2
VD33
BUSJ
XRSTJ
LED1
D DGND_USB D
U2600
FE1.1s Rev. B
USB_P4_DP R2607 USB_P4_DP_R USB_WLAN_DP TERMINUS_FE11S_BSOP28BC_28P_DY
1 2 1 R2608 2
44D4 37C4 BI BI 21D6 44C3
SHORT_0402_5 SHORT_0402_5
XOUT
REXT
DM4
DM3
DM2
DM1
VSS
NC1
NC2
DP4
DP3
DP2
DP1
XIN
USB_P4_DN R2609 USB_P4_DN_R R2610 USB_WLAN_DN
44D4 37C4 1 2 1 2 21D6 44C3 L2602
BI BI R2600 1 2
SHORT_0402_5 SHORT_0402_5 1 2
2
3
4
5
6
7
8
9
10
12
13
14
1
11
DGND_USB BLM18PG121SN1_DY
2.7K_1%_2_DY
DGND_USB
X2600
1 3
4 2
1 TP2603
12MHZ_DY
TP24
1 TP2604
TP24
R2607 R2608 R2609 R2610 CLOSE TO U2600
C WLAN C
USB_WLAN_DP 21D6
44D6
USB_WLAN_DN
BI
BI 21D6
44D6
DGND_USB
B B
A A
INVENTEC
TITLE
Block Diagram

CHANGE by XXX DATE 21-OCT-2002 C CS 1310xxxxx-0-0 X01
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
D
EMI D
P3V3S
P3V3S P3V3AL P3V3S PVADPTR
C7521 1 2 0.1UF_16V_2
PVBAT C7566 1 2 0.1UF_16V_2 C7556 1 2 0.1UF_25V_2
C7522 1 2 0.1UF_16V_2
C7531 1 2 0.1UF_16V_2
C7523 1 2 0.1UF_16V_2
C7532 1 2 0.1UF_16V_2
C7541 1 2 0.1UF_25V_2 C7524 1 2 0.1UF_16V_2

P3V3AL PVADPTR
C7545 1 2 0.1UF_16V_2 C7558 1 2 0.1UF_25V_2
C7546 1 2 0.1UF_25V_2 C7525 1 2 0.1UF_16V_2
C7538 1 2 0.1UF_16V_2
C7577 1 2 0.1UF_25V_2 C7526 1 2 0.1UF_16V_2
C7539 1 2 0.1UF_16V_2
C7510 1 2 0.1UF_25V_2 C7527 1 2 0.1UF_16V_2
C C
C7511 1 2 0.1UF_25V_2 C7528 1 2 0.1UF_16V_2
P3V3S P3V3A
C7547 1 2 0.1UF_16V_2
C7512 1 2 0.1UF_25V_2 C7529 1 2 0.1UF_16V_2
C7548 1 2 0.1UF_16V_2 P3V3S PVGG
C7513 1 2 0.1UF_25V_2
C7530 1 2 0.1UF_16V_2
C7533 1 2 0.1UF_16V_2
P3V3A C7534 1 2 0.1UF_16V_2
C7549 1 2 0.1UF_16V_2
C7535 1 2 0.1UF_16V_2
C7550 1 2 0.1UF_16V_2
C7537 1 2 0.1UF_16V_2
PVCORE P1V05A
B P3V3S P1V8A B
P3V3S PVCORE C7540 1 2 0.1UF_16V_2
C7551 1 2 0.1UF_16V_2 C7536 1 2 0.1UF_16V_2
P1V35
PVGG
PVCORE P1V35
C7552 1 2 0.1UF_16V_2
C7567 1 2 0.1UF_16V_2 C7520 1 2 0.1UF_16V_2
C7578
1 1000PF_50V_2
2
C7568 1 2 0.1UF_16V_2
C7979
1 1000PF_50V_2
2
C7569 1 2 0.1UF_16V_2
C7580
1 1000PF_50V_2
2
C7570 1 2 0.1UF_16V_2
C7581
1 1000PF_50V_2
2
C7571 1 2 0.1UF_16V_2
A C7582
1 1000PF_50V_2
2 A
C7572 1 2 0.1UF_16V_2
C7583
1 1000PF_50V_2
2
C7573 1 2 0.1UF_16V_2
C7584
1 1000PF_50V_2
2
C7574 1 2 0.1UF_16V_2
C7585 1000PF_50V_2
INVENTEC
1 2
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
1 FIX23
D FIX_MASK
FIX24
D
1
FIX_MASK
1 FIX25
FIX_MASK
1 FIX26
FIX_MASK
P5V0A_USB2_DB
CN2003
4 G2
46B6 BI USB_P2_DN_A 3 4 G G1
46A6 BI USB_P2_DP_A 2 3 G
1 2
1
C C
ACER_50505_0044N_002_4P
DGND_USB1
DGND_USB1
P5V0A_USB2_DB
P5V0A_USB2_DB
1
B 1 D2410 6 C2460 B
I/O 1 I/O 4 C2007
2 GND VDD 5
3 4 C2461
22UF_6.3V_5
1
I/O 2 I/O 3
0.1UF_16V_2 1000PF_50V_2
C2462
AMC_AZC099_04S_R7G_SOT23_6P
2
DGND_USB1
1 S10 0.1UF_16V_2
2
SCREW260_700_1P CN2403
DGND_USB1 DGND_USB1
1 1 G G1
USB_P2_DN_A 1 L2406 4 USB_P2_L_DN 2 G2
46C7 BI 2 G
46C7 BI USB_P2_DP_A 2 3 USB_P2_L_DP 3 3 G G3
4 4 G G4
MCF12102G900-T
SUYIN_020173GR004M59GZL_4P
DGND_USB1
DGND_USB1
DGND_USB1
A A
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
D
D
LED DB
C C
B B
A A
INVENTEC
TITLE
Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
P3V3AL_PB P5V0A_PBN
1
C9100 C9101
1 S9100 1UF_6.3V_2 1UF_6.3V_2
2
SCREW260_700_600_1P
SW9100
48D7 PWR_SWIN#_3_PB 1 4
DGND_PB DGND_PB IN 2
1 4
5
1000PF_50V_2_DY
D 3
2(GND)
3
5(GND)
6 6
1
D
C9102
DGND_PB DIP_TMG_533_Q_T_R_6P
D9100
P5V0A_PBN P3V3AL_PB
2
1 CN9100
1 LITEON_L30ESDXVC3_2_DSOT23_3P_DY
2 2
48D4 PWR_SWIN#_3_PB 3
IN 3
48B2 IN LID_SW#_3_PB 4 4
48B8 BI PWR_WLED#_PB 5 5
BAT_OLED#_PB 6 DGND_PB
48A8 BI 6
48A8 BI BAT_WLED#_PB 7 7
48B8 BI PWR_OLED#_PB 8 8
9 9 G G1
10 10 G G2
ACES_50503_0104N_001_10P
DGND_PB
C C
DGND_PB
P3V3AL_PB
U9150
VDD 1
3 GND
OUTPUT 2 LID_SW#_3_PB OUT 48D7
2
MH251EST_MH251EST_TSOT23_3P
1000PF_50V_2
2
1
C9150
D9150
1
DGND_PB SFI_SFI0402ML120C_LF_SMD_2P_DY
1
B B
DGND_PB
DGND_PB
P3V3AL_PB P5V0A_PBN
R9121
D9128 150_5%_2
48C8 IN PWR_OLED#_PB 4 4 1 1 1 2
48D8 IN PWR_WLED#_PB 3 3 2 2 1 2
EVL_19_223_S2T1D_C30_2T_4P R9122
470_5%_2
P3V3AL_PB P5V0A_PBN
R9123
D9129 150_5%_2
48C8 IN BAT_OLED#_PB 4 4 1 1 1 2
A A
48C8 IN BAT_WLED#_PB 3 3 2 2 1 2
1 FIX9113
EVL_19_223_S2T1D_C30_2T_4P R9124
470_5%_2 FIX_MASK
1 FIX9114
FIX_MASK
1
FIX_MASK
FIX9115
INVENTEC
FIX9116 TITLE
1
FIX_MASK Block Diagram
DOC.NUMBER REV
A3 CS
8 7 6 5 4 3 2 1

1 Acer Aspire One Cloudbook 11 Ao1-131 14 Ao1-431 Inventec Caltech Oxford Mb-Ax1 (Braswell)

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

1 Acer Aspire One Cloudbook 11 Ao1-131 14 Ao1-431 Inventec Caltech Oxford Mb-Ax1 (Braswell)

Uploaded by

Copyright:

Available Formats

8 7 6 5 4 3 2 1

THIS DRAWING AND SPECIFICATIONS,HEREIN,ARE THE PROPERTY OF INVENTEC

8. POWER VCORE 44. USB2.0 HUB

U6700 P1V8A (7)

PVADPTR DON’T PUT ANY CAPACITY ACES_50299_00901_001_9P

17D3 17D2 BI EC_SMB2_DATA VRPCHG_LG

R6115 C6115 POWERPAD_2_0610

13B8 OUT 3V3A_PG 1

OUT VRA3V3A_VCLK 0.1UF_16V_2

C6121 R6151 R6150

13B8 OUT 5V_PG

VRACPU_CSP1 OUT 8C1

A PLACE CLOSE TO HOT SPOT A

VRAVGG_CSP1 OUT 10C1

12C7 12B7 12B2 IN VRP1V8A

12D8 OUT 12B2 IN VRP1V8A

12C8 OUT 12B2 IN

12C8 OUT 12B2 IN

VRP1V8A_PH L60600 VRP1V8A

12B3 7C8 6B1 IN VRB_VDD5 1 R60000 2

43A5 17E6 14D8 12B7 43A6 IN SLP_S3_B VCC IN VRB_VDD56B1 7C8

38B3 12A8 12A7 MOIC_RSMRST 13 15

OUT OUT RSMRST PGND

TABLE2. MOIC VOLTAGE RAILS POWER STATUS

A 38B3 12A7 MOIC_RSMRST 3 1EC_RSMRST# 17D3

SHORT_0402_5 DIODES_BAV99 PVPACK

A 32B4 7C6 VDDQ_PG A

REFERENCE 0~49(PCB SCREW)

4 4 1 1 THRM_SHUTDWN# OUT 31A4 31A8

REFERENCE 250~299(KB/TP CONN)

TOUCHPAD CONN (CLICK PAD)

G1 G1 6 SCAN_IN<6> D256 1 1 2 2 SFI_SFI0402ML120C_LF_SMD_2P_DY

ACES_50503_0084N_001_8P 7 SCAN_IN<7> D257 1 2 SFI_SFI0402ML120C_LF_SMD_2P_DY

REFERENCE 300~389(KBC) P3V3S

P3V3AL 0.016A P3V3AL_EC

P1V8A P3V3A 27A8 OUT APP_RLED# 109 GPIO30/F_WP# GPIO52/PSDAT3/RDY# 27 TP24

R312 0_5%_2_DY 69 EC_SMB1_DATA 5D3 17D2

U301 38A8 10C7 8C7 OUT CPU_PROCHOT#

SIZE CODE DOC.NUMBER REV

REFERENCE 500~549(AUDIO CODEC) C501

C525 PLACEMENT CLOSE TO CODEC 20K_1%_2_DY AGND_AUDIO

TIED UNDER OR NEAR CODEC

AGND_AUDIO RESERVE FOR EMI

EMI CAPACITORS TO CLOSE TO JACK SIDE

C MIC2_REF 18D2 19D6

18D2 IN LINE1_REF_L 1 R606 2

19B8 BI RING2_CONN 4 4G/M

RESERVE FOR EMI

20B8 20B4 SD_D3

SUPPORT AOAC:OPEN SUPPORT AOAC:STUFF

USB3.0 FROM PCH

Vender SIZE IEC PN INVENTEC

PCI_3S_SERIRQ 1 R3508 2 2 3 TPM_SERIRQ

MULTI TOUCH CONN P1V8A

P3V3S 34C7 DP_TX1_DP 11

0_5%_2_DY TC7SZ08FU_DY P3V3AL P3V3S_CAM 27D5 OUT 19 19

FUSE3004 27C3 EDP_BKLTEN 21

LED2_INT#_SOC1 R3062 2 36B1 IN G

Q3010 L2N7002WT1G_DY 0_5%_2_DY

1 28B7 28A2 IN HDMI_TXC_C_DN 1 2 HDMI_TXC_R_DN 9

31D1 30F7 30F4 29F4 32C4 M_A_CS#0 L2 E3 M_A_DQ<11> 32B1

N3M_A_A<0> 29E1 30E1 30E5 32D4 31C1

SIZE CODE DOC.NUMBER REV

31D1 30F4 29F7 29F4 32C4 M_A_CS#0 L2 E3 M_A_DQ<54> 32D1

PLEASE REFERENCE TO CRB PAGE23 P1V8A