Professional Documents
Culture Documents
FDMC8010ET30 ONSemiconductor
FDMC8010ET30 ONSemiconductor
MOSFET – N-Channel,
POWERTRENCH)
30 V, 174 A, 1.3 mW
General Description
This N−Channel MOSFET is produced using ON Semiconductor’s www.onsemi.com
advanced POWERTRENCH process that has been especially tailored Pin 1
Pin 1 SS
to minimize the on−state resistance. This device is well suited for S
G
applications where ultra low rDS(on) is required in small spaces such as
High performance VRM, POL and Oring functions. D
D
D
D
Features
Top Bottom
• Extended TJ Rating to 175°C
PQFN8 3.3x3.3, 0.65P
• Max rDS(on) = 1.3 mW at VGS = 10 V, ID = 30 A CASE 483AW
• Max rDS(on) = 1.8 mW at VGS = 4.5 V, ID = 25 A Power 33
• High Performance Technology for Extremely Low rDS(on)
• These Devices are Pb−Free and are RoHS Compliant
MARKING DIAGRAM
Applications
• DC − DC Buck Converters
• Point of Load $Y&Z&3&K
• High Efficiency Load Switch and Low Side Switching FDMC
8010ET
• Oring FET
Stresses exceeding those listed in the Maximum Ratings table may damage the
device. If any of these limits are exceeded, device functionality should not be G D
assumed, damage may occur and reliability may be affected.
THERMAL CHARACTERISTICS
ORDERING INFORMATION
Symbol Parameter Ratings Unit
See detailed ordering, marking and shipping information in the
RθJC Thermal Resistance, Junction to Case 1.3 °C/W package dimensions section on page 2 of this data sheet.
SWITCHING CHARACTERISTICS
td(on) Turn−On Delay Time VDD = 15 V, ID = 30 A, VGS = 10 V, 15 27 ns
RGEN = 6 W
tr Rise Time 7.5 15 ns
www.onsemi.com
2
FDMC8010ET30
NOTES:
1. RqJA is determined with the device mounted on a 1 in2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR−4 material. RqCA is determined
by the user’s board design.
SS
SF
DF
DS
G
SF
SS
DS
DF
G
2. Pulse Test: Pulse Width < 300 ms, Duty cycle < 2.0 %.
3. EAS of 153 mJ is based on starting TJ = 25°C, L = 0.3 mH, IAS = 32 A, VDD = 27 V, VGS = 10 V. 100% test at L = 0.1 mH, IAS = 47 A.
4. As an N−ch device, the negative Vgs rating is for low duty cycle pulse occurrence only. No continuous rating is implied.
5. Pulsed Id please refer to Figure 11 SOA graph for more details.
6. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal &
electro−mechanical application board design.
www.onsemi.com
3
FDMC8010ET30
TYPICAL CHARACTERISTICS
TJ = 25°C Unless Otherwise Noted
150 5
VGS = 10 V
SOURCE ON−RESISTANCE
VGS = 4.5 V
ID, DRAIN CURRENT (A)
NORMALIZED DRAIN TO
120 4
VGS = 3 V PULSE DURATION = 80 m s
VGS = 4 V
VGS = 3.5 V DUTY CYCLE = 0.5% MAX
90 3
VGS = 3.5 V VGS = 4 V
60 2
30 1
PULSE DURATION = 80 m s
VGS = 3 V VGS = 4.5 V VGS = 10 V
DUTY CYCLE = 0.5% MAX
0 0
0.0 0.2 0.4 0.6 0 30 60 90 120 150
1.8
rDS(ON), DRAIN−TO−SOURCE PULSE DURATION = 80 m s
ID = 30 A
SOURCE ON−RESISTANCE
ON−RESISTANCE (mW)
NORMALIZED DRAIN TO
1.2 TJ = 125°C
0.9
TJ = 25°C
0.6
−75 −50 −25 0 25 50 75 100 125 150 175
TJ, JUNCTION TEMPERATURE (°C) VGS, GATE TO SOURCE VOLTAGE (V)
Figure 3. Normalized On Resistance vs Figure 4. On−Resistance vs Gate to Source
Junction Temperature Voltage
IS, REVERSE DRAIN CURRENT (A)
150 200
ID, DRAIN CURRENT (A)
VGS, GATE TO SOURCE VOLTAGE (V) VSD, BODY DIODE FORWARD VOLTAGE (V)
www.onsemi.com
4
FDMC8010ET30
10 10000
ID = 30 A Ciss
VDD = 12 V
VGS, GATE TO SOURCE
CAPACITANCE (pF)
VDD = 15 V Coss
VOLTAGE (V)
6
VDD = 18 V 1000
4
Crss
2
f = 1 MHz
VGS = 0 V
0 100
0 20 40 60 80 0.1 1 10 30
TJ = 25°C 150
VGS =10 V
TJ = 100°C
10 100
VGS = 4.5 V
TJ = 150°C
50
1 0
0.01 0.1 1 10 100 500 25 50 75 100 125 150 175
10000
1000
ID, DRAIN CURRENT (A)
SINGLE PULSE
SINGLE PULSE
RqJA = 2.3°C/W
100 10 m s TA = 25°C
1000
Figure 11. Forward Bias Safe Operating Area Figure 12. Single Pulse Maximum Power
Dissipation
www.onsemi.com
5
FDMC8010ET30
2
DUTY CYCLE−DESCENDING ORDER
1
THERMAL RESISITANCE
D = 0.5
0.2
0.1 PDM
0.05
0.1
0.02
0.01 t1
t2
NOTES:
0.01
ZqJC (t) = r(t) x R qJC
SINGLE PULSE RqJC = 2.3 o C/W
Peak T J = PDM x Z qJC (t) + T C
Duty Cycle, D = t 1 / t 2
0.001
−5 −4 −3 −2 −1
10 10 10 10 10 1
t, RECTANGULAR PULSE DURATION (sec)
POWERTRENCH are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other
countries.
www.onsemi.com
6
MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS
GENERIC
MARKING DIAGRAM*
*This information is generic. Please refer to
XXXX = Specific Device Code device data sheet for actual part marking.
XXXX A = Assembly Location Pb−Free indicator, “G” or microdot “G”, may
AYWW Y = Year or may not be present. Some products may
WW = Work Week not follow the Generic Marking.
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
DOCUMENT NUMBER: 98AON13672G Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.
ADDITIONAL INFORMATION
TECHNICAL PUBLICATIONS: ONLINE SUPPORT: www.onsemi.com/support
Technical Library: www.onsemi.com/design/resources/technical−documentation For additional information, please contact your local Sales Representative at
onsemi Website: www.onsemi.com www.onsemi.com/support/sales