16/02/22, 10:25 When communicating with the KSZ8863 in MIIM mode, how is Port 3 different than PHY port

HY port 1 and PHY port 2? Also, how is t…

Home (/s/) Knowledge (/s/communityknowledge) Log in / Register

Rate This Article :

When communicating with the KSZ8863 in MIIM mode, how is Port 3 different than
PHY port 1 and PHY port 2? Also, how is the MII interface connection speed
determined for Port 3?

When communicating with the KSZ8863 in MIIM mode, how is Port 3 different than PHY port 1 and PHY port
2? Also, how is the MII interface connection speed determined for Port 3?

Mar 4, 2017 • Knowledge

Title
When communicating with the KSZ8863 in MIIM mode, how is Port 3 different than PHY port 1 and PHY port
2? Also, how is the MII interface connection speed determined for Port 3?

Article URL
https://microchipsupport.force.com/s/article/When-communicating-with-the-KSZ8863-in-MIIM-mode-how-is-
Port-3-different-than-PHY-port-1-and-PHY-port-2-Also-how-is-the-MII-interface-connection-speed-
determined-for-Port-3 (https://microchipsupport.force.com/s/article/When-communicating-with-the-KSZ8863-
in-MIIM-mode-how-is-Port-3-different-than-PHY-port-1-and-PHY-port-2-Also-how-is-the-MII-interface-
connection-speed-determined-for-Port-3)

Question
When communicating with the KSZ8863 in MIIM mode, how is Port 3 different than PHY port 1 and PHY port
2? Also, how is the MII interface connection speed determined for Port 3?

Answer
When in MIIM mode, the KSZ8863 has 3 ports: 1, 2, and 3; however only Port 1 and Port 2 are PHYs. The Port 3 is not
a real PHY. MIIM interface only provides access to the PHY registers for Port 1 and Port 2 only. As per the datasheet,
there are no PHY registers for Port 3.

The Port 3 status register always indicates link up, as the MII connection is always there.

The speed setting for Port 3 is in the non-PHY register space, which cannot be accessed by MIIM interface[1]. The
default speed has to be assumed to be 100Mbps and full-duplex.

The default setting can be changed to 10Mbps by setting bit 4 of the global control 4 register and half duplex mode can
be selected by clearing bit 6 of the global control 4 register. The following table from KSZ8863 device datasheet
indicates the settings for speed, half/full duplex mode and flow control.

[1]Note: SMI (Serial Management Interface) can access non-PHY Port 3 register space to read/write the connection
speed setting. SMI is essentially a superset of MIIM interface. See device datasheet for more information.

https://microchipsupport.force.com/s/article/When-communicating-with-the-KSZ8863-in-MIIM-mode-how-is-Port-3-different-than-PHY-port-1-and-… 1/2
16/02/22, 10:25 When communicating with the KSZ8863 in MIIM mode, how is Port 3 different than PHY port 1 and PHY port 2? Also, how is t…

URL Name
When-communicating-with-the-KSZ8863-in-MIIM-mode-how-is-Port-3-different-than-PHY-port-1-and-PHY-
port-2-Also-how-is-the-MII-interface-connection-speed-determined-for-Port-3

Legal (https://www.microchip.com/legal) | Privacy Policy

(https://www.microchip.com/en-us/about/legal-information/privacy-
(https://www.microchip.com)
policy) | Cookies (https://www.microchip.com/en-us/about/legal-
information/microchip-cookie-statement) | Microchip.com
©Copyright 1998-2021 Microchip Technology Inc. All rights reserved.
(https://www.microchip.com)

https://microchipsupport.force.com/s/article/When-communicating-with-the-KSZ8863-in-MIIM-mode-how-is-Port-3-different-than-PHY-port-1-and-… 2/2