classMate

Date
Page

aa1 Da eplain Aash type AOc

nd SuCeSiva apaorimation AD

The cucuit
and Com pasuatoa Cach ione compaswny
unique sualeuenLe veltoge
The compasatexbutputs Conned to ee uputs o a
paiots encodleu cuit 1 ushih taenprodues
aigoutpd

Sucessi ve opproximaion, ADC

The nvexeion 4ime ua
i ko
mainted constart Ge 4 yle gou
Libit ADe) And çs propontional to the numbe a
bits in digital
digital nput tfia ADc ia tat tio kooLon
ke basicpainple
analg hput Vcltage i appooxinated at aganst
a ctine
nbt
digital alue by trng
beqiing uoith MSB
SAB nds suqusud Value by tial
 Bo (LSB)
Analog lInput C2
Voltage

BI (MSB)

CI

R
 Start o
EOC Finds required value of
each successive bit by
trial and error
Vo Successive
Approximation
Register
(SAR)
b b ba

b (MSB)

ba(LS8)
DIA
Converter
 2
1
k

bits
Resolution The Deyne
GginResoluton: Whot
step DAC:
in AVoac
Be size Stse
ep
anamant 4Re
digital
Reluene
Valtage is
te speacalion
npud un
changen sLeoluion
code
thas
*Gpoiliaion
digtal ]Tnput
yoltoge
sarq Nonnasity 1 DAC
umbethe analog
ADC cnd
inut
output ADc Page Date
clAssMAte
(oce
dta
 cdassate
Date
Page

lADC

Valtage at Conespora to hange o ona

digita output code.
Resolution:
SRsotutish an ADC in tu umbgs at
un te digitae output code

G
Q5.| inuit Diageam
aTaansduc eu: boidge Instatumentokon amplikte
bl 26t Flash type ADC
R-2R oddeu DAC
a Birawuy usigkted DAC
4Aummig
ampifie
 Re
Transdycer
Vdc R R,
VE
Va
Rz

Vab ELECRONICS

R. R Display device
 Bo (LSB)
Analog lInput C2
Voltage

BI (MSB)

CI

R
 RE

R R R

A
Vaur
2R2R 2R 2R 2R +

Ov 0v

(LSB) VA VB VC Vo (MSB)
 2R
MSB -

2²R
w
Digital code
input 2'R

Analog output
signal
2MR

LSB W
 R1 Rr

V2 Vo

VN R
Vi
 1MQ
W
1nF

H V+
6-9V
R1
10KQ
VIN WW
Op amp 6 -Output

H V
-5-9V
 1MQ

V+
5-9V
1nF 7
2

Op amp 6
Output

V.
-5-9V
 R1
V4w
R2 VIN
Vour
R3
V3w
Rf
R
 Acauisatíon Doto
6Tsolahon
Conuaon Digtl oand Sampling
KinesoizatiDnHitoung 34
compensatfon yncisn cold ond
1Amplcakion 2
uxclation and
stoqes umpotant lhenee
stnga unwueu tat pccesi
tion data paudo cnditsnung
ua Ciqnal
únaay ticnüng UnAnulateanextSignal
oricuat
Rat ancondisiqnal
ea coroiorirg ae what
vausus
Dote
 classMAte
Date
Page

Dsaw & Explain onscluteL bnidae

bnidge Tnstumentato

Lesistes
doansduce
uhese sUONLAtare
suONLAtane
baidge ia
Vaies due to ange in
&ome
phyuica conditien fox ekample.Thomistór change tai
A0`istante wit tempeHISO and ighs dependert Resistor
Change tie seaitance to hange jn
 Re
Transdycer
Vdc R R,
VE
Va
Rz

Vab ELECRONICS

R. R Display device
g81 Dau) and exploin dok diaquom data dcauisékon
byctem
M

L
N
A
AMP >ATER Conveta Comp
X
x
R

tupical data aauisition stem has utle

channal signal conditisnirg uCuituy whiLh. provida thu
uiteulae betuod exteAnal sensons Ond

conEASÍCn subsystem
 als Mate
Date
Page

ond
and Sample
d typial dama and Atsesne eleii chono
Capocitor and containo atleast
Awihig.
&tch and. noamally one opealisnl tiplLe
Cennoct the the Cuntgnal
CODactor to tra
capacitor
amplife
 Q1

-
(Note: Draw this dia in
12V samqle exam)
Vs

Simplified Sample and Hold circuit

 classMate
Date
Page

do

Tntodaig a senso
to h mícaotonthellouoz ciln
wol connetig
cten proceLsig wt
nt to
thu sentor
qatiee ancl focess clatoluonm u
denendonthe
and oetkads fou ideloaig
2 senson; tha
potal t wes, and he min Controllen Gu

Basie stqu to

2 Chscse miocotolee
33 Pxovldepoweu o serr
opnet Sansor sutut ta Miueontolleus
Choae Cammnication protocsl ((4 aleablk)
code fo
Irplemot Ciyne (onditanig if possiele).
Tet and talbaate
HfardleTrtomuta and Timingk
Consider olata processirg ond sbaage.
Jrplemed Paueu Mothagunat
Ensue Cpuaundig ond Bhielating: (neeany )