Scribd Logo
Upload

Welcome to Scribd!

  • Montacarga Sin Carga Delicada

    Uploaded by

    LucasArredondo
    6 views2 pages
    This document contains program code that performs logical operations on bits and stores the results in memory locations. It loads input bits, performs AND, OR, ANDN and ORN operations to combine the bits based on certain conditions, and stores the output in memory locations M0-M4. It then loads the content of the memory locations into output bits Q0.0.0-Q0.0.2 based on additional logical operations.

    Original Description:

    Copyright

    © © All Rights Reserved

    Available Formats

    TXT, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document contains program code that performs logical operations on bits and stores the results in memory locations. It loads input bits, performs AND, OR, ANDN and ORN operations to combine the bits based on certain conditions, and stores the output in memory locations M0-M4. It then loads the content of the memory locations into output bits Q0.0.0-Q0.0.2 based on additional logical operations.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    6 views2 pages

    Montacarga Sin Carga Delicada

    Uploaded by

    LucasArredondo
    This document contains program code that performs logical operations on bits and stores the results in memory locations. It loads input bits, performs AND, OR, ANDN and ORN operations to combine the bits based on certain conditions, and stores the output in memory locations M0-M4. It then loads the content of the memory locations into output bits Q0.0.0-Q0.0.2 based on additional logical operations.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 2

    SECTION 1

    (*SECTTITLE:*)
    (*SECTCOMMENT:*)
    LD %M0
    OR %M1
    AND %I0.0.9
    ANDN %I0.0.8
    ANDN %I0.0.2
    AND %I0.0.4
    ST %M1
    LD %M0
    OR %M2
    AND %I0.0.9
    ANDN %I0.0.8
    ANDN %I0.0.1
    AND %I0.0.5
    ST %M2
    LD %M0
    AND %I0.0.4
    ANDN %I0.0.8
    AND %I0.0.0
    ANDN %I0.0.9
    AND %I0.0.1
    OR %M3
    AND(N %I0.0.2
    ORN %I0.0.3
    )
    ST %M3
    BLK %TM1
    LD %M3
    IN
    OUT_BLK
    LD Q
    ST %M31
    END_BLK
    LD %M0
    AND %I0.0.5
    ANDN %I0.0.9
    ANDN %I0.0.8
    AND %I0.0.3
    AND %I0.0.2
    OR %M4
    AND(N %I0.0.1
    ORN %I0.0.0
    )
    ST %M4
    BLK %TM0
    LD %M4
    IN
    OUT_BLK
    LD Q
    ST %M41
    END_BLK
    LDN %M1
    ANDN %M2
    ANDN %M41
    ANDN %M31
    ST %M0
    BLK %C0
    LD %I0.0.7
    R
    LD %M31
    OR %M41
    CU
    OUT_BLK
    LD D
    ST %M5
    END_BLK
    LDN %M5
    AND( %M31
    OR %M1
    )
    ST %Q0.0.0
    LDN %M5
    AND( %M41
    OR %M2
    )
    ST %Q0.0.1
    LDN %M5
    AND( %I0.0.6
    OR( %M3
    AND %I0.0.3
    )
    OR( %M4
    AND %I0.0.0
    )
    )
    ST %Q0.0.2

    You might also like