An Autonomous Scientific Society under Ministry of Electronics & Information
Technology, Govt. of India Aurangabad-431004,
Maharashtra State, India.
DEPARTMENT OF ELECTRONICS ENGINEERING
B. TECH
ELECTRONICS SYSTEM ENGINEERING
LABORATORY MANUAL
Digital System Design Using Verilog
Name:
Class: Branch:
University Exam /
Seat No./ Roll No.
Academic year
2024-2025
An Autonomous Scientific Society under Ministry of Electronics & Information
Technology, Govt. of India Aurangabad-431004,
Maharashtra State, India.
DEPARTMENT OF ELECTRONICS ENGINEERING
B. TECH in Electronics System Engineering
CERTIFICATE
This is to certify that Mr. / Ms.
Roll No. of _____________________________Semester of B. Tech
in ___________of Institute_______________________________________________(Code_ _ )
has attained pre-defined practical outcomes (PROs) satisfactorily course Digital System Design
Using Verilog for the academic year 20 __ to 20__ as prescribed in the curriculum.
Place: -
Date: -
Staff In-charge B. Tech Coordinator
Mr. Ravi Ranjan Kumar Dr. Anirban J Hati
(Sr. Technical Assistant) (Scientist ‘C’)
Executive Director
Dr. Jayaraj U. Kidav