You are on page 1of 11

Pipeline

Professors:
Eng. Diego Barral
Mr. Jernimo Atencio
Mr. Julian Bruno
Eng. Mariano Llamedo Soria
Eng. T. Ezequiel Blanca
TMS230VC5416PGE160->Block
Diagram
Pipeline stages
Program prefetch.
Program fetch.
Decode
Access
Read
Execute
Pipeline operation
Pipeline operation
LD *AR1, A

MAC *AR2+, *AR3+


Branch
Branch delay
Call
CallD
Ret
CC

You might also like