Professional Documents
Culture Documents
Slides 11
Slides 11
Methodologies
Source: sematech97
A growing gap between design complexity and design productivity
Digital Integrated Circuits Design Methodologies © Prentice Hall 1995
Design Methodology
VD D
Sp
Vin Vou t
5.0
Bp
3.0
Vo ut (V)
Gn ,p
In D n,p Out tpHL
1.0
Bn
Sn
–1.0
0 0.5 1 1.5 2
t (nsec)
Circuit Simulation
Both Time and Data treated as Analog Quantities
Also complicated by presence of non-linear elements
(relaxed in timing simulation)
Digital Integrated Circuits Design Methodologies © Prentice Hall 1995
Representing Data as Discrete Entity
V 0 1 0 VDD
VM Rp
t1 t2 t
CL
CIN OUT[2]
Circuit
3.0
OUT[3]
1.0
–1.0
0 5 10 15 20
time (nsec)
Switch
entity accumulator is
port (
DI : in integer;
DO : inout integer := 0;
CLK : in bit
); Design described as set of input-output
end accumulator;
relations, regardless of chosen
architecture behavior of accumulator is implementation
begin
process(CLK)
variable X : integer := 0; -- intermediate variable
begin
if CLK = '1' then Data described at higher abstraction
X < = DO + D1; level (“integer”)
DO <= X;
end if;
end process;
end behavior;
Integer data
Critical path
No simulation needed!
(Synopsys-Epic Pathmill)
In
4-bit adder
Out
MUX
bypass
False Timing Paths
Custom Semi-custom
Cell-Based Array-Based
In Out
• Dimensionless layout entities
• Only topology is important
• Final layout generated by
1 “compaction” program
GND
Routing
Channel
Rows of Cells
Routing channel
requirements are
reduced by presence
Functional of more interconnect
Module layers
(RAM,
multiplier, )
[Brodersen92]
Random-logic layout
generated by CLEO
cell compiler (Digital)
bus0
buffer
adder
bus2
mux
reg0
bus1 reg1
Macrocell
SRAM
Standard cells
Video-encoder chip
[Brodersen92]
VD D
metal
rows of Uncommited
uncommitted possible
cells GND contact Cell
routing
channel Committed
Cell
(4-input NOR)
Out
PMOS
PMOS
NMOS
NMOS
NMOS
Memory
Subsystem
Program/Test/Diagnostics
Vertical routes
Standard-cell like
floorplan
I/O Buffers
I/O Buffers
Rows of logic modules
Routing channels
I/O Buffers
Cell
Antifuse
Horizontal
tracks
Vertical tracks
Programming interconnect using anti-fuses
CLB CLB
switching matrix
Horizontal
routing
channel
Interconnect point
CLB CLB
R
A Din R
Any function of up to
B/Q1/Q2 4 variables F D Q1
C/Q1/Q2 F G
CE F
D
A
Any function of up to
B/Q1/Q2 4 variables R
G
F D Q2
C/Q1/Q2
G
D G
CE
E Clock
CE
Courtesy of Xilinx
Xilinx XC4025
state
0 a
(i: 1..16) :: b
sum = sum*z–1 +
2 1
coeff[i]*In*z–1 c x
3 tp
a 4
mem b
fsm x
c a 2 c
* 1
b 2
D
DFT Mantra
Provide controllability and observability
Diagnostic test
» used in chip/board debugging
» defect localization
“go/no go” or production test
» Used in chip production
Parametric test
» x e [v,i] versus x e [0,1]
» check parameters such as NM, Vt, tp, T
Module Module
M state regs
Combinational Circuits:
controllable and observable - relatively easy to
determine test patterns
Sequential Circuits: State!
Turn into combinational circuits or use self-test
Memory: requires complex patterns
Use self-test
Ad-hoc testing
Scan-based Test
Self-Test
Problem is getting harder
» increasing complexity and heterogeneous
combination of modules in system-on-a-chip.
» Advanced packaging and assembly techniques
extend problem to the board level
0 sa0
(output)
1
sa1 Covers almost all (other)
(input)
occurring faults, such as
opens and shorts.
Z , : x1 sa1
: x1 sa0 or
x1
x2
x3 x2 sa0
: Z sa1
Digital Integrated Circuits Design Methodologies © Prentice Hall 1995
Problem with stuck-at model:
CMOS open fault
x1 x2
Z
x1
x2
Sequential effect
Needs two vectors to ensure detection!
C D
‘0’
A C Possible approach:
‘0’
Supply Current Measurement (IDDQ)
but: not applicable for gigascale
‘1’ B D
integration
sa0
1
Fault enabling 1 1
Out
1
1
1 0
Fault propagation
0
Memory Memory
address
data
address
data
test select
Processor
Processor
I/O bus
I/O bus
Inserting multiplexer improves testability
Digital Integrated Circuits Design Methodologies © Prentice Hall 1995
Scan-based Test
ScanIn ScanOut
Out
In Combinational Combinational
Register
Register
Logic Logic
A B
System Data D
Q
System Clock C
SI L1
Scan Data
Q
Shift A Clock A
SO
Shift B Clock B L2
SO
SCANIN SCANOUT
IN
LOAD KEEP
Test
1
2
SCANIN
REG[1] REG[0]
REG[2] REG[3]
REG[4]
COMPIN
COMP
SCANOUT
REG[5]
OUT
Partial-Scan can be more effective for pipelined datapaths
Digital Integrated Circuits Design Methodologies © Prentice Hall 1995
Boundary Scan (JTAG)
Printed-circuit board
Logic Packaged IC
normal interconnect
Scan-in si so
Scan-out
scan path
Bonding Pad
(Sub)-Circuit
Test
Test Controller
R R R
S0 S1 S2
1 0 0
0 1 0
1 0 1
1 1 0
1 1 1
0 1 1
0 0 1
1 0 0
B1
ScanIn ScanOut
mux
R R R
S0 S1 S2
B0 B1 Operation mode
1 1 Normal
0 0 Scan
1 0 Pattern generation or
Signature analysis
0 1 Reset
ScanIn ScanOut
BILBO-B
BILBO-A
Logic Logic
data -in
data-out
Memory Signature
FSM
Analysis
Under Test
address &
R/W control