Pipelining 1

Overview

 Parallel Processing
Pipelining
Pipelined Processor – Need for pipelining
 better utilisation of hardware
 faster throughput

Single-clock pipeline stages for different functional blocks

Datapath design with matching delays in different stages
 Development of processor architecture for four-stage pipelining

Pipeline hazards
 data dependency
 branch dependency
 compiler techniques for avoiding pipeline hazards

CS122, Computer Organization and Architecture Manoj Kumar, CSE/IT

Pipelining 2

Instruction Pipelining
Pipeline processing can occur not only in the data stream but in the instruction stream
:
as well. An instruction pipeline reads consecutive instructions from memory while
previous instructions are being executed in other segments.
This causes the instruction fetch and execute phases to overlap and perform
simultaneous operations. One possible digression associated with such a scheme is that
an instruction may cause a branch out of sequence. In that case the pipeline must be
emptied and all the instructions that have been read from memory after the branch
instruction must be discarded.

CS122, Computer Organization and Architecture Manoj Kumar, CSE/IT

Pipelining 3

Instruction Pipelining
:

CS122, Computer Organization and Architecture Manoj Kumar, CSE/IT

Pipelining 4

Instruction Pipelining
:

CS122, Computer Organization and Architecture Manoj Kumar, CSE/IT

Pipelining 5

Instruction Pipelining

CS122, Computer Organization and Architecture Manoj Kumar, CSE/IT