Scribd Logo
Upload

Welcome to Scribd!

  • 8051 Architecture

    Uploaded by

    adabala.veeru1
    3 views9 pages
    The AT89C51 microcontroller employs a Harvard architecture with an 8-bit CPU, has 4K of on-chip ROM, 128 bytes of on-chip RAM, and supports up to 64K of external ROM and RAM. It contains peripherals like 4 8-bit I/O ports, two 16-bit timers, a full duplex UART serial peripheral, and interrupt control logic supporting 5 vectored interrupts. The 40-pin chip package provides 32 I/O pins, an 8-pin connection for the external clock, and has 128 bytes of address space reserved for special function registers.

    Original Description:

    Original Title

    1. 8051 Architecture

    Copyright

    © © All Rights Reserved

    Available Formats

    PPTX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The AT89C51 microcontroller employs a Harvard architecture with an 8-bit CPU, has 4K of on-chip ROM, 128 bytes of on-chip RAM, and supports up to 64K of external ROM and RAM. It contains peripherals like 4 8-bit I/O ports, two 16-bit timers, a full duplex UART serial peripheral, and interrupt control logic supporting 5 vectored interrupts. The 40-pin chip package provides 32 I/O pins, an 8-pin connection for the external clock, and has 128 bytes of address space reserved for special function registers.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    3 views9 pages

    8051 Architecture

    Uploaded by

    adabala.veeru1
    The AT89C51 microcontroller employs a Harvard architecture with an 8-bit CPU, has 4K of on-chip ROM, 128 bytes of on-chip RAM, and supports up to 64K of external ROM and RAM. It contains peripherals like 4 8-bit I/O ports, two 16-bit timers, a full duplex UART serial peripheral, and interrupt control logic supporting 5 vectored interrupts. The 40-pin chip package provides 32 I/O pins, an 8-pin connection for the external clock, and has 128 bytes of address space reserved for special function registers.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 9

    8051

    ARCHITECTURE

    www.vectorindia.org
    Features (AT89C51)
    • Employs CISC, Harvard architecture
    • 8 bit CPU (based on ALU size)
    • 40 pin DIP(40(physical)=32_I/O+8,64(logical)=(24*2)+16)
    • 4K on chip ROM (differ based on later versions)
    • 128 bytes of on chip RAM
    • 128 bytes address space reserved for SFRs, available ONLY 21
    bytes/sfr’s
    • 4 ,8-bit parallel port peripherals (P0, P1, P2 & P3)
    • Two 16 bit timers/counters peripheral (TIMER0, TIMER1)
    • Full Duplex UART serial peripheral
    • On-chip clock oscillator requires ext crystal
    • Interrupt Control logic which supports 6 sources,5 vectored
    interrupts
    • Can support up to max 64k of ROM (hence 60k ext)
    • Can support up to addition max 64k ex-RAM
    Pin-out diagram
    Pin-out diagram
    Simplified Pin Diagram

    You might also like