- DocumentDigital System Design Using Verilog December 2011uploaded byVinayaka Hm
- DocumentSOC Design December 2011uploaded byVinayaka Hm
- DocumentVLSI LAB Manualuploaded byVinayaka Hm
- DocumentMonte carlo simulationuploaded byVinayaka Hm
- Documentcomparator Designuploaded byVinayaka Hm
- DocumentStandard cell Characterizationuploaded byVinayaka Hm