Paper Code: USICT-609 Paper ID: Paper: DSD using Verilog Pre-requisite: Digital Design

L 4

T -

C 4

Aim To understand the digital System Design using Verilog HDL Objectives To get the Knowledge about the digital design implementation. To study the Verilog HDL
INSTRUCTIONS TO PAPER SETTERS:
1. 2.

Maximum Marks : 60

Question No. 1 should be compulsory and cover the entire syllabus. This question should have objective or short answer type questions. It should be of 20 marks. Apart from Question No. 1, rest of the paper shall consist of four units as per the syllabus. Every unit should have two questions. However, student may be asked to attempt only 1 question from each unit. Each question should be 10 marks

(Each unit is of 10hrs.) Unit I ASIC Design Flow, Introduction to Verilog, Language Constructs and Conventions in Verilog, Gate Level Modeling, Architecture of FPGA .Overview of Digital Design with Verilog HDL , Hierarchical Modeling Concepts , Basic Concepts Modules and Ports .. Unit II Gate-Level Modeling ,Dataflow Modeling, Behavioral Modeling, Tasks and Functions, , Continuous Assignment Structures, Delays and Continuous Assisgnments, Assignment to Vectors, Operators, Verilog for combinational Circuits, Design of Adder, Subtractor, Decoders, Encoders, Multiplexer, code Converter Unit-III Timing and Delays, Switch-Level Modeling, User-Defined Primitives, Programming Language Interface. State Machine: Moore and mealy state model, Verilog code for moore-type FSM, Specification of Mealy FSM using Verilog, Unit IV Logic Synthesis with Verilog HDL ,Impact of Logic synthesis,Verilog HDL Synthesis, Verilog Constructs,Synthesis Design Flow,Gate-Level Netlists. Design of Flip flop, Shift register and Counters using Verlilog . Text Books [T1] Verilog HDL A guide to Digital Design and Synthesis Samir Palnitkar , SunSoft Press . [T2] Quick Reference for Verilog HDL Rajeev Madhavan AMBIT Design Systems, Inc. [T3] Design through Verilog HDL by T.R. Padmanabhan & B. Bala Tripura Sundari, Wiley Pub. 2007 Reference Books [R1] A Verilog HDL Primer by J Bhasker , Star Galaxy Press. [R2]The Verilog Hardware Description Language , Donald E. Thomas (Author), Philip R.Moorby (Author),kluwer Academic. [R3] Digital Design by Frank Vahid, Wiley, 20063. [R4] Introduction to Digital Systems by M. Ercegovac, T. Lang and L.J. Moreno, Wiley,2000 .