Digital ICs

1960s Integrated circuits (Ics) invention IC -- multiple diodes, transistors, and other components fabricated on a single chip Logic family --- collection of different Integrated chips that have similar input, output, and internal circuit characteristics that perform different logic functions Chips from same logic family can be interconnected to perform logic function Chips from different logic families may not be compatible
1

Speed Power consumption cost

MOS --- 10 years before the BJT invention principles of MOS are patented lagged BJT in speed but lower power consumption and higher level of integration mid-1980s Complementary MOS Higher speed low power consumption
2

Small to medium scale integration ------TTL was the choice TTL was largely replaced by CMOS in 1990s

Digital ICs
Bipolar Logic ---- Diodes and transistors Diode logic (DL) ---- Diodes and resistors to perform logic operations Transistor-transistor logic (TTL) --- transistors both to perform logic functions and to boost output drive capability. Emitter-Coupled logic ---transistors as current switches to achieve very high speed BiCMOS logic - bipolar and MOS transistors- input and logic circuits are CMOS for low power consumption, outputs use bipolar transistors to achieve higher driving capability
5

CMOS logic ------ logic circuit operates on 5 V power supply

Various Series within CMOS family

7

TTL Logic

Various Series within TTL family

DIODE Logic

10

11

Diode AND gate

12

13

14

15

Bipolar Junction Transistors

16

17

Mode Active Cutoff Saturation

EBJ Forward Reverse Forward

CBJ Reverse Reverse Forward

18

19

20

21

22

Storage time --- Propagation delay

23

The propagation delay of a signal path is the amount of time it takes for a change in the input signal to produce a change in the output signal.

24

25

Setup time is the minimum time interval for which the input signal must be stable prior to the sampling event of the clock for the input signal to be recognized correctly hold time is the minimum time interval for which the input signal must be stable following the sampling event of the clock for the input signal to be recognized correctly

26

27

Transistor-transistor logic

Multiple-emitter transistor

28

DTL Gates

29