Professional Documents
Culture Documents
Presettable Bcd/Decade Up/Down Counter Presettable 4-Bit Binary Up/Down Counter SN54/74LS192 SN54/74LS193
Presettable Bcd/Decade Up/Down Counter Presettable 4-Bit Binary Up/Down Counter SN54/74LS192 SN54/74LS193
SN54/74LS193
PRESETTABLE BCD/DECADE
UP/DOWN COUNTER
PRESETTABLE 4-BIT BINARY
UP/DOWN COUNTER
J SUFFIX
CERAMIC
CASE 620-09
16
1
16
1
P0
MR
TCD
TCU
PL
P2
P3
16
15
14
13
12
11
10
N SUFFIX
PLASTIC
CASE 648-08
D SUFFIX
SOIC
CASE 751B-03
16
1
ORDERING INFORMATION
NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
P1
Q1
Q0
CPD
CPU
Q2
Q3
GND
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
LOGIC SYMBOL
11
PIN NAMES
CPU
CPD
MR
PL
Pn
Qn
TCD
TCU
Ceramic
Plastic
SOIC
15
10
LOADING (Note a)
HIGH
LOW
0.5 U.L.
0.5 U.L.
0.5 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.
10 U.L.
10 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
5 (2.5) U.L.
5 (2.5) U.L.
5 (2.5) U.L.
NOTES:
a. 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
b. Temperature Ranges.
CPU
CPD
PL
P0 P1 P2
P3
TCU
12
TCD
13
MR Q0 Q1 Q2 Q3
14
VCC = PIN 16
GND = PIN 8
SN54/74LS192 SN54/74LS193
STATE DIAGRAMS
15
14
TCU = Q0 Q3 CPU
TCD = Q0 Q1 Q2 Q3 CPD
15
14
13
12
11
10
TCU = Q0 Q1 Q2 Q3 CPU
TCD = Q0 Q1 Q2 Q3 CPD
12
11
10
COUNT UP
COUNT DOWN
LS192
LS193
LOGIC DIAGRAMS
P0
PL
11
P1
15
P2
P3
9
10
(LOAD)
CPU
5
12
(UP COUNT)
TCU
(CARRY
OUTPUT)
T
Q
T
Q
Q
D
13
CPD
OUTPUT)
(DOWN
COUNT)
14
MR
(CLEAR)
Q0
VCC = PIN 16
TCD
(BORROW
Q1
Q2
LS192
GND = PIN 8
= PIN NUMBERS
Q3
SN54/74LS192 SN54/74LS193
11
P1
15
P2
P3
10
(LOAD)
CPU
5
12
(UP COUNT)
TCU
(CARRY
OUTPUT)
T
Q
Q
D
13
CPD
(BORROW
OUTPUT)
(DOWN
COUNT)
14
MR
(CLEAR)
TCD
Q0
Q1
Q2
LS193
VCC = PIN 16
GND = PIN 8
= PIN NUMBERS
Q3
SN54/74LS192 SN54/74LS193
FUNCTIONAL DESCRIPTION
The LS192 and LS193 are Asynchronously Presettable
Decade and 4-Bit Binary Synchronous UP / DOWN (Reversable) Counters. The operating modes of the LS192 decade
counter and the LS193 binary counter are identical, with the
only difference being the count sequences as noted in the
State Diagrams. Each circuit contains four master/slave
flip-flops, with internal gating and steering logic to provide
master reset, individual preset, count up and count down
operations.
Each flip-flop contains JK feedback from slave to master
such that a LOW-to-HIGH transition on its T input causes the
slave, and thus the Q output to change state. Synchronous
switching, as opposed to ripple counting, is achieved by
driving the steering gates of all stages from a common Count
Up line and a common Count Down line, thereby causing all
state changes to be initiated simultaneously. A LOW-to-HIGH
transition on the Count Up input will advance the count by one;
a similar transition on the Count Down input will decrease the
count by one. While counting with one clock input, the other
should be held HIGH. Otherwise, the circuit will either count by
twos or not at all, depending on the state of the first flip-flop,
which cannot toggle as long as either Clock input is LOW.
PL
CPU
CPD
H
L
L
L
L
X
L
H
H
H
X
X
H
X
X
H
H
MODE
Reset (Asyn.)
Preset (Asyn.)
No Change
Count Up
Count Down
SN54/74LS192 SN54/74LS193
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
TA
54
74
55
0
25
25
125
70
IOH
54, 74
0.4
mA
IOL
54
74
4.0
8.0
mA
Min
Parameter
VIH
VIL
VIK
VOH
VOL
IIH
IIL
IOS
ICC
Typ
Max
Unit
2.0
54
0.7
74
0.8
0.65
1.5
Test Conditions
54
2.5
3.5
74
2.7
3.5
54, 74
0.25
0.4
IOL = 4.0 mA
74
0.35
0.5
IOL = 8.0 mA
20
0.1
mA
0.4
mA
100
mA
VCC = MAX
34
mA
VCC = MAX
20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
Parameter
Min
Typ
25
32
Max
Unit
fMAX
tPLH
tPHL
CPU Input to
TCU Output
17
18
26
24
ns
tPLH
tPHL
CPD Input to
TCD Output
16
15
24
24
ns
tPLH
tPHL
Clock to Q
27
30
38
47
ns
tPLH
tPHL
PL to Q
24
25
40
40
ns
tPHL
23
35
ns
MHz
Test Conditions
VCC = 5.0 V
CL = 15 pF
SN54/74LS192 SN54/74LS193
AC SETUP REQUIREMENTS (TA = 25C)
Limits
Symbol
Parameter
Min
Typ
Max
Unit
tW
20
ns
ts
20
ns
th
5.0
ns
trec
Recovery Time
40
ns
Test Conditions
VCC = 5.0 V
DEFINITIONS OF TERMS
SETUP TIME (ts) is defined as the minimum time required for
the correct logic level to be present at the logic input prior to the
PL transition from LOW-to-HIGH in order to be recognized and
transferred to the outputs.
HOLD TIME (th) is defined as the minimum time following the
PL transition from LOW-to-HIGH that the logic level must be
maintained at the input in order to ensure continued recogni-
SN54/74LS192 SN54/74LS193
AC WAVEFORMS
tW
1.3 V
CPU or CPD
tPHL
Q
1.3 V
tPLH
1.3 V
1.3 V
Figure 1
CPU or CPD
Pn
1.3 V
tPHL
tPLH
tPHL
TCU or TCD
1.3 V
Qn
1.3 V
tPLH
1.3 V
NOTE: PL = LOW
Figure 2
Figure 3
1.3 V
Pn
PL
1.3 V
tw
PL
1.3 V
CPU or CPD
tPHL
tPLH
tPHL
1.3 V
Qn
1.3 V
Figure 4
Pn
trec
tW
1.3 V
Figure 5
1.3 V
1.3 V
th(H)
ts(H)
th(L)
ts(L)
1.3 V
MR
1.3 V
PL
tW
trec
1.3 V
CPU or CPD
Qn
Q = P
Q = P
tPHL
Figure 6
1.3 V
Figure 7
-A-
NOTES:
1.
2.
3.
4.
5.
Y14.5M, 1982.
PROTRUSION.
16
PER SIDE.
-B1
0.25 (0.010)
751B03.
8 PL
R X 45
G
-T-
SEATING
PLANE
D 16 PL
0.25 (0.010)
MILLIMETERS
MIN
MAX
DIM
A
B
C
D
F
G
J
K
M
P
R
INCHES
MIN
MAX
9.80
10.00
0.386
3.80
4.00
0.150
0.157
1.35
1.75
0.054
0.068
0.35
0.49
0.014
0.019
0.40
1.25
0.016
0.049
1.27 BSC
0.393
0.050 BSC
0.19
0.25
0.008
0.009
0.10
0.25
0.004
0.009
5.80
6.20
0.229
0.244
0.25
0.50
0.010
0.019
NOTES:
1.
2.
3.
4.
5.
6.
Y14.5M, 1982.
-A-
FORMED PARALLEL.
16
FLASH.
64808.
DIM
A
B
C
D
F
G
H
J
K
L
M
S
C
S
-T-
SEATING
PLANE
H
G
D 16 PL
0.25 (0.010)
-A-
MILLIMETERS
MIN
MAX
INCHES
MIN
MAX
18.80
19.55
0.740
0.770
6.35
6.85
0.250
0.270
3.69
4.44
0.145
0.175
0.39
0.53
0.015
0.021
1.02
1.77
0.040
0.070
2.54 BSC
0.100 BSC
1.27 BSC
0.050 BSC
0.21
0.38
0.008
0.015
2.80
3.30
0.110
0.130
7.50
7.74
0.295
0.305
0.51
10
1.01
0.020
10
0.040
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
16
Y14.5M, 1982.
-B1
FORMED PARALLEL.
4. DIM F MAY NARROW TO 0.76 (0.030) WHERE
62009.
-TSEATING
PLANE
K
M
E
F
J 16 PL
G
D 16 PL
0.25 (0.010)
0.25 (0.010)
M
DIM
A
B
C
D
E
F
G
J
K
L
M
N
MILLIMETERS
MIN
MAX
INCHES
MIN
MAX
19.05
19.55
0.750
0.770
6.10
7.36
0.240
0.290
4.19
0.165
0.39
0.53
0.015
0.021
1.27 BSC
1.40
0.050 BSC
1.77
2.54 BSC
0.055
0.070
0.100 BSC
0.23
0.27
0.009
0.011
5.08
0.200
7.62 BSC
0.39
15
0.88
0.300 BSC
0.015
15
0.035
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit,
and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters can and do vary in different
applications. All operating parameters, including Typicals must be validated for each customer application by customers technical experts. Motorola does
not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in
systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of
the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such
unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless
against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.
Motorola and
are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.