Professional Documents
Culture Documents
Device:
Khi mt cng c c gi lp th nhng thng tin v cng c c ch ra trong mt
ca s v nhng quyn m chng ta c th chn . Vic la chn nhng cng c khc c th l
nhng nguyn nhn dn n vic gi lp AVR cu hnh li nhng cng c mi v sau np
li project.
Frequency:
Cho bit tc ca cng c c gi lp. S thit lp ny khng nh hng
n s gi lp, n ch c dng cho vic tnh ton gi tr kt thc trong vic xem xt
gi tr.
avrfans.cict@gmail.com
Trang 1
Boot loader:
Nu chng ta chn chc nng Enable boot reset, th khi chng ta reset th cng
c ny s khi ng t a ch boot reset. a ch boot reset c quyt nh bi
khung danh sch boot reset, n cha tt c gi tr a ch boot reset m ta c th chn.
Nhng a ch ny cn c quyt nh bi a ch bt u ca vector ngt khi bit
vector ngt c chn. Ton b cc cng c ny khng c cung cp bi boot
loader.
Enable external Memory:
Nu chng ta chn chc nng Enable external Memory, SRAM ngoI s c
gi lp v cho php ng dng ny c chy.
Nu cng c c chn khng c xc nhn SRAM ngoI, th la chn ny khng
c cho php.
GI LP V GHI LI GI TR
Trong Stimuli and logging, vic gi v ghi li gi tr trn cc cng ca cng
c c th c xc nh c th.
Gi lp cc port:
Cng xut nhp c th a vo t tp tin gi lp bng vic ch r trong danh
sch cc cng v la chn nt gi lp. Sau vo tn tp tin ny trong trng FILE,
hoc la chn nt BROWSE. Cui cng, l chn nt ADD ENTRY. Mt tp tin gi
lp sau s c hin th trn ACTION LIST. c th loi b file gi lp, ta la
chn danh sch v chn nt DELETE ENTRY.
Gi tr gi lp s xut hin trong thanh ghi PIN trong mt chu k sau khi s chu
k c ch r trong tp tin gi lp.
Ghi li gi tr cc port
Cc gi tr ca cc cng xut nhp c th c truy nhp n mt tp tin bng
vic ch r cng trong danh sch PORT v chn nt LOGGING. Sau vo tn tp tin
ny trong trng FILE, hoc la chn nt BROWSE. Cui cng, l chn nt ADD
ENTRY. Mt tp tin kch thch sau s c hin th trn ACTION LIST. c th
avrfans.cict@gmail.com
Trang 2
di chuyn (remove) file kch thch, ta la chn danh sch v chn nt DELETE
ENTRY.
Bng vic la chn TO SCREEN, cc gi tr ca cng s c truy xut n
ca s AVR Studio Messages thm vo mt tp tin.
Mi khi gi tr ca thanh ghi PORT thay i, th mt gi tr mi s c truy
xut. Gi tr ny c th thit lp bng chng trnh, hoc s thay i ca ngi dng
trong danh sch tng quan xut nhp, ca s theo di (watch window) hoc ca s b
nh (memory window).
Trang 3
ca cc b phn thc ca AVR. Khi mt module xut nhp iu khin mt chn (pin),
th gi tr c c t danh sch cc chn ny l nhng gi tr tng qut t module
xut nhp.
Nhng ngt ngoi v chuyn di chn ngt
Tt c nhng ngt ni v chuyn i trn cc chn u c cung cp b gi
lp.
B nh thi v b dm
nh thi v b m u c gi lp mt cch chnh xc. Nhng b dao ng
so snh ng ra khng c cung cp.
UART v USART
Tho lun v phn ny u c cung cp trong phn Know Issues trn tt c
cc cng c
Giao din ngoi vi ni tip (SPI)
SPI u c h tr.
Giao din ni tip tng qut (USI)
USI khng c h tr.
Giao din ni tip hai dy (Two-wire serial interface- TWI)
TWI khng c h tr.
B so snh tng t (AC)
B so snh tng t ny cng khng c h tr.
B chuyn i tng t sang s (ADC)
Khng c ng vo tng t. Tuy nhin, da trn nhng bit chn la thit b tnh
ton trn ADC, th c ADIF s c t ln 1(set) sau mt s chnh xc ca vng lp.
Ngt kt thc ADC cng c gi lp mt cch chnh xc.
Thanh ghi d liu ADC (ADCH/ADCL) c th c thit lp (set) bng tay v
d trong tng quan xut nhp.
B iu khin LCD
B iu khin LCD c cung cp hon ton trong tt c cc phn ca LCD
Controller.
Watchdog
Watchdog ch c cung cp thng tin trong mt s phn, c th tm thy chi
tit trong Known Issues.
Hn ch ca chng trnh
Danh sch nhng hn ch c sp xp thnh hai phn chuyn bit, phn u tin
miu t v nhng vn gi lp chung, trong khi phn th hai miu t v nhng vn ring
ca tng cng c chip.
Trang 4
cha bytes cao ngay tc khc c t ln 1 khi ghi. Mt s bit ca thanh ghi nn
c xa bng cch thit t chng (ghi vo 1), cc bit ny s c xa nu sau
chng c ghi t 1 xung 0.
SRAM ngoi.
s dng SRAM ngoi trong b gi lp, th project phi c m tr li sau
khi thit t cc tu chn trong hp thoi Device selection.
Chng trnh t ng c trong khi ghi
Chng trnh ny c th thc hin bt c ni no trong b nh Flash v cho
php c tr trong khi ghi.
Ch ng (Sleep modes)
B gi lp ch cung cp chc nng ng m khng lm g c.
Watchdog
Watchdog khng c cung cp trong tt c cc cng c (device). C th
tm thy tho lun v phn ny trong Device. Khi qu trnh reset watchdog xy
ra, th lun lun chng trnh s khng dng ti im nh du (breakpoint)
no trn vector reset.
B nh thi Watchdog chim khong 1Mhz tc xung ng h, v s
iu ha thi gian ny (timing) s khng ng nhng thit lp xung clock
khc.
Cc cng xut nhp (I/O Ports)
Cc thanh ghi cht (PIN registers) c th c ghi ln, v gi tr s c lu
li trong thanh ghi cht. Cc cng c t nht 8 bit hon ton khng c che
(mask). Tt c 8 bit ny c th c dng trong b gi lp.
B nh thi v b dm
Thanh ghi nh thi v m 16 bit trn tt c cc chip khng h tr vi PWM,
b t trc v so snh ng ra. Cc thanh ghi so snh ng ra khng c m mt
cch hon ton chnh xc.
UART V USART
Thanh ghi UDR ca UART v USART ch c th chnh sa (hay thay i ) t
cc ng dng. Nhng tp tin kch thch qua ng vo hoc bng vic chnh sa hin th
gi tr xut nhp v.vth khng c cho php.
Ca s xut nhp ni khng c thi hnh, c tnh ny c th dng trong AVR
Studio 3.x.x.
Khi ghi ln UCSRC, gi tr s c sao chp n UBRRH v c t nht l 7 bit
cng s c t ln 1 trong cng cng tin trnh ghi. iu ny khng ng cho cc
cng c (sevice) c nhng v tr ring trn cc thanh ghi. Cch gii quyt khc l ghi
ln UBRRH trc sau l ti UCSRC.
Giao din ngoi vi ni tip (SPI)
Chc nng tc tng ln gp i (SPI2X) khng c cung cp .
Thanh ghi tit kim nng lng (power reduction register-PRR)
Tt c cc cng c (thit b) u c thanh ghi ny, nhng module shutdown
ngoi vi c iu khin bi PRR th khng c gi lp; Cc ngoi vi s tip tc hot
ng mt cch bnh thng.
avrfans.cict@gmail.com
Trang 5