Scribd Logo
Upload

Welcome to Scribd!

  • American International University-Bangladesh: Experiment No: Name of The Experiment

    Uploaded by

    sft007
    17 views1 page
    This experiment document summarizes an introductory digital design experiment performed by a student. The experiment involved modeling, simulating, synthesizing, placing and routing a design in an FPGA using the Xilinx ISE WebPack 8.2i IDE. The student's name, ID number, section, department, date of performance and submission, and supervising faculty are provided.

    Original Description:

    Verilog using Xilinx

    Original Title

    Verilog

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This experiment document summarizes an introductory digital design experiment performed by a student. The experiment involved modeling, simulating, synthesizing, placing and routing a design in an FPGA using the Xilinx ISE WebPack 8.2i IDE. The student's name, ID number, section, department, date of performance and submission, and supervising faculty are provided.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    17 views1 page

    American International University-Bangladesh: Experiment No: Name of The Experiment

    Uploaded by

    sft007
    This experiment document summarizes an introductory digital design experiment performed by a student. The experiment involved modeling, simulating, synthesizing, placing and routing a design in an FPGA using the Xilinx ISE WebPack 8.2i IDE. The student's name, ID number, section, department, date of performance and submission, and supervising faculty are provided.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    American International University-Bangladesh

    Digital Design with SystemVerilog, VHDL & FPGAs

    Experiment No: 01.


    Name of the Experiment: Introduction to HDL Modeling, Simulation,
    Synthesis, Place-and- Route and Silicon Realization in an FPLD with
    Xilinx ISE WebPack 8.2i Integrated Design Environment (IDE).

    Name of the Student: Hasan, Mohammed Rabiul


    ID No: 11-19066-2
    Section No: A
    Department: EEE
    Date of Performance: 13/01/15
    Date of Submission: 16/03/15

    Faculty: Shahriyar Masud Rizvi.

    You might also like