Professional Documents
Culture Documents
net
I HC BCH KHOA H NI
KHOA IN B MN IU KHIN T NG
Trung Hiu
Lp iu khin t ng 1 K48
Gio vin hng dn:
H NI - 2008
1
www.ngohaibac.net
Li cm n
Trc ht, chng em xin gi li cm n su sc n thy gio TS. Lu
Hng Vit, ngi gip rt nhiu v nh hng nghin cu, thit b th
nghim phc v cho nghin cu.
Chng em xin chn thnh cm n cc thy c gio ging dy chng
em, c bit l cc thy c gio trong B mn iu khin t ng Khoa
in, TS. Phm Ngc Nam Ph Trng b mn in t - Tin hc Khoa
in t Vin Thng Trng i hc Bch Khoa H Ni to iu kin
gip chng em hon thnh n tt nghip ny.
Xin chn thnh cm n Dave Vanden Bout, k s ca cng ty XESS
Corporation tr li tn tnh nhng thc mc ca chng em v KIT XSA3S1000 v XST-3.0.
V cui cng, chng em xin dnh tt c lng bit n v knh trng su sc
nht ti b m chng em, nhng ngi sinh thnh, nui dng chng em
nn ngi, lo lng, ch bo t nhng vic nh nht, to mi iu kin
cho chng em c sng v hc tp mt cch tt nht vn ti nhng c
m v hoi bo ca mnh.
Mc d rt n lc v c gng hon thnh lun vn tt nghip ny,
song chc chn khng th trnh khi sai st. V vy, chng em rt mong c
s ch bo ca thy c gio ti tt nghip ny hon thin hn.
www.ngohaibac.net
Mc lc
Li cm n.................................................................................................................................................. 2
Mc lc ....................................................................................................................................................... 3
Danh mc cc hnh v trong n tt nghip...................................................................................... 6
M u........................................................................................................................................................ 8
Phn 1 : C s l thuyt x l nh s ................................................................................................... 10
1.1.
1.3.
1.3.1.
1.3.2.
1.4.
1.3.2.1.
1.3.2.2.
FPGA ................................................................................................................................................ 28
DSP Processor ................................................................................................................................. 28
Mainboard, laptop ......................................................................................................................... 29
Phn 2 : Khi qut v FPGA v mch pht trin XST 3S1000 ca XESS...................................... 31
2.1.
2.1.1.
2.1.2.
2.1.2.1.
2.1.2.3.
2.1.2.4.
2.1.3.
www.ngohaibac.net
Ghi cc c im k thut ..................................................................................................... 39
Chn cng ngh...................................................................................................................... 40
Chn mt hng tip cn thit k ...................................................................................... 40
Chn cng c tng hp ......................................................................................................... 40
Thit k chip ........................................................................................................................... 41
M phng ci nhn tng quan v thit k ...................................................................... 41
Tng hp.................................................................................................................................. 41
Place and Route ...................................................................................................................... 41
M phng li tng quan cui cng.................................................................................. 42
Kim tra.................................................................................................................................... 42
2.1.4.
2.2.1.
XSA-3S1000...................................................................................................................... 45
2.2.2.
2.3.
3.2.
3.2.1.
3.2.2.
3.2.3.
www.ngohaibac.net
3.2.4.
3.2.5.
3.2.6.1.
3.4.
M phng v kt qu............................................................................................................. 77
www.ngohaibac.net
Hnh 1.2
Cc bc c bn ca x l nh s.
Hnh 1.3
Hnh 1.4
Hnh 1.5
Hnh 1.6
Hnh 1.7
Hnh 1.8
Hnh 1.9
Hnh 2.1
Hnh 2.2
Hnh 2.3
Hnh 2.4
Programmable Interconnect.
Hnh 2.5
Hnh 2.6
Design Flow.
Hnh 2.7
Hnh 2.8
KIT XSA-3S1000.
Hnh 2.9
S cu trc ca XSA-3S1000.
Hnh 2.10
XST-3.0 Board.
Hnh 2.11
XST-3S1000.
Hnh 3.1
Mt nh cn c x l.
Hnh 3.2
S chung ca h thng.
Hnh 3.3
Hnh 3.4
Hnh 3.5
Hnh 3.6
Hnh 3.7
Hnh 3.8
Hnh 3.9
Hnh 3.10
S khi x l nh.
Hnh 3.11
www.ngohaibac.net
Hnh 3.12
Hnh 3.13
C ch ghi v c buffer.
Hnh 3.14
Hnh 3.15
Hnh 3.16
Hnh 3.17
Cu trc b x l ng cu nh nh phn.
Hnh 3.18
Hnh 3.19
VGA Connection.
Hnh 3.20
8 mu c bn.
Hnh 3.21
Hnh 3.22
Hnh 3.23
Hnh 3.24
Hnh 3.25
Hnh 3.26
Hnh 3.27
www.ngohaibac.net
M u
Th gic my l mt lnh vc v ang rt pht trin. Khi nim th gic
my Computer vision c lin quan ti nhiu ngnh hc v hng nghin
cu khc nhau. T nhng nm 1970 khi m nng lc tnh ton ca my tnh
ngy cng tr nn mnh m hn, cc my tnh lc ny c th x l c
nhng tp d liu ln nh cc hnh nh, cc on phim th khi nim v k
thut v th gic my ngy cng c nhc n v nghin cu nhiu hn cho
ti ngy nay.
Th gic my bao gm l thuyt v cc k thut lin quan nhm mc ch
to ra mt h thng nhn to c th tip nhn thng tin t cc hnh nh thu
c hoc cc tp d liu a chiu.
Ngy nay, ng dng ca th gic my tr nn rt rng ln v a dng,
len li vo mi lnh vc t qun s, khoa hc, v tr, cho n y hc, sn xut,
v t ng ha ta nh.
Mc ch ca n ny l nghin cu cc khi nim c bn ca Th gic
my tnh v x l nh s. ng thi trn c s , chng em xy dng mt
h thng cm bin th gic trn nn phn cng vi mch kh trnh FPGA. Cm
bin ny thc hin cc chc nng c s ca mt cm bin th gic : l tip
nhn thng tin t hnh nh thu c x l v phc v cho cc qu trnh
phn tch cao hn.
8
www.ngohaibac.net
www.ngohaibac.net
Phn 1 : C s l thuyt x l nh s
1.1. Khi qut v h thng Th gic my tnh v Cm bin th gic
Theo nh ngha t [1] : H thng th gic - bao gm c th gic my
(machine vision) v th gic my tnh (computer vision)- l nhng h thng
tip nhn thng tin t cc cm bin th gic (vision sensor) vi mc ch cho
php my mc a ra nhng quyt nh thng minh.
Th gic my tnh l mt ngnh khoa hc mi pht trin. Mc d c
nhng ng dng ca x l nh s trong nhng thp nin u ca th k XX
vo mt s lnh vc, nhng phi n nhng nm 1970, nhng nghin cu v
lnh vc ny mi c bt u khi my tnh c th qun l cc qu trnh
x l mt lng ln d liu nh cc nh s.
Lnh vc nghin cu ca th gic my rt rng, v c im chung l cc
bi ton v th gic my tnh u khng c mt bi chung v cch gii duy
nht. Mi gii php gii quyt vn u c mt kt qu nht nh cho
nhng trng hp c th. Ta c th thy s tng quan gia Computer
vision vi cc lnh vc khc nh sau:
10
www.ngohaibac.net
11
www.ngohaibac.net
12
www.ngohaibac.net
www.ngohaibac.net
Phn vng,
phn ngng
Biu din
Tin x l
C s kin thc
X l v
nhn dng
Thu nhn
nh
Hnh 1.2 : Cc bc c bn ca x l nh s
www.ngohaibac.net
15
www.ngohaibac.net
www.ngohaibac.net
[in , jn ] , qua mt chui cc pixel [i1, j1 ] , [i2, j2 ] ,... [ik , jk ] ..., trong mi pixel
17
www.ngohaibac.net
a) Lin kt 4
b) Lin kt 8
18
www.ngohaibac.net
I new
Trong :
I old I min
.256
I max I min
I new , I old - l mc xm sau khi hiu chnh v trc khi hiu chnh.
Sau khi hiu chnh mc xm, ta s dn mc xm ca nh ra cc gi tr cch
bit nhau hn, to thut tin cho vic x l v nhn dng sau ny.
Cc thut ton nhn chp
Nhn chp (convolution) : nhn chp khng phi l mt thut ton x l
nh, m l php ton thng dng trong cc thut ton x l nh s dng ton
19
www.ngohaibac.net
I (i, j )
j 1
n i 1 m j 1
c11 c12
c c21 c22
c
31 c32
c13
1 1 1
1
c23 1 1 1
9
c33
1 1 1
www.ngohaibac.net
c11 c12
c c21 c22
c
31 c32
c13
1 2 1
1
c23 2 4 2
16
c33
1 1 1
a) Trc khi lc
b)Sau khi lc
c11 c12
c c21 c22
c
31 c32
c13 1 1 1
21
www.ngohaibac.net
c11
c c21
c
31
c12
c22
c32
c13 0 1 0
c23 1 4 1
c33 0 1 0
a) nh gc
cho lin kt 4
b) Kt qu d bin
Hnh 1.6 : Kt qu thut ton d bin
22
www.ngohaibac.net
1 n m
I tb
I (i, j )
n.m i 1 j 1
I ng I tb
n x m - kch thc nh
Itb , I ng ,
I max2
23
www.ngohaibac.net
24
www.ngohaibac.net
Hnh 1.8 : Loi b nhiu v khi phc i tng bng qu trnh lm mnh-lm y.
25
www.ngohaibac.net
www.ngohaibac.net
pha trn ca frame). Kim tra xem pixel trung tm c bng 0. Nu khc 0 th
dch ca s. Nu bng 0, kim tra nhn ca pixel trung tm(pixel_index). Nu
khc 0 th quay tr li. Nu bng 0 th kim tra nhn cc pixel ln cn
(pixel_nei_index)
gn
pixel_cen_index=min(pixel_nei_index).
Nu
1 n m
x i.I (i, j );
A i 1 j 1
1 n n
y j.I (i, j );
A i 1 j 1
27
www.ngohaibac.net
1.4.
tng i phc tp, vi khi lng tnh ton rt ln (hng trm ngn pixel).
Do , tha mn yu cu v tc v hiu sut x l, i hi nhng nn
phn cng mnh vi kh nng x l v tnh thi gian thc cao.
Di y l mt s gii php phn cng thng c s dng cho mt h
thng x l nh s.
FPGA
y l gii php v phn cng m hay c s dng hin nay. Tn dng
c tnh ca FPGA l linh hot v tc x l nhanh (cng ho cc gii
thut), c bit vi kh nng x l song song, FPGA rt ph hp vi cc bi
ton x l nh i hi mt khi lng tnh ton phc tp.
DSP Processor
DSP Processor c gii thiu u tin vo nhng nm 1978, 1979 bi
Intel, Bell Labs. Cc b x l DSP c nhng c tnh ni bt nh sau:
Thch hp cho cc qu trnh cn x l theo thi gian thc
Hiu nng c ti u vi d liu dng lung
Chng trnh v d liu c b ch ring bit (kin trc Harvard)
Tch hp cc ch th lnh c bit SIMD (Single Instruction, Multiple
Data)
Khng h tr a nhim
Tng tc trc tip vi b nh ca thit b
Tch hp sn ADC v DAC
28
www.ngohaibac.net
DSP Processor ngy nay c tch hp nhiu thnh phn khc nhau,
lm tng kh nng linh hot v tc x l. c bit cc DSP Processor rt
thch hp cho nhng nhu cu cn tnh ton nhanh, x l s thc. c bit mt
s cn c sn nhng ch th lnh gip cho vic tnh ton ma trn, tch chp
hay thm ch cc php bin i DCT trong qu tnh nn nh. Vi nhng u
im DSP Processor c dng trong nhiu thit b x l nh chuyn
nghip.
Mainboard, laptop
y l mt trong nhng phng php n gin nht. C th tn dng cc
mainboard my tnh hay thm ch cc my tnh xch tay vi chc nng l mt
n v x l nh, v a ra quyt nh. Vi vic kt ni mt camera hay
webcam ta hon ton ch ng trong qu trnh nhn/x l nh. Cc giao tip
ngoi vi ph bin nh UART, Parallel, USB hay Keyboard.
Vic s dng mainboard, laptop s c nhng u/ nhc im sau:
u im
C tc x l cao
Nhc im
Gi thnh rt t (>600$)
www.ngohaibac.net
Ngoi cc gii php trn, cn nhiu nhng gii php phn cng khc cho
mt h thng x l nh s nh : Main cng nghip, Single Board
Computer(SBC) s dng Single on Chip (SoC)....
Trong n ny, chng em s dng gii php l vi mch kh trnh FPGA
xy dng ton b h thng x l nh v iu khin trung tm. Mc ch
ca ti l xy dng mt h thng x l nh trn nn FPGA, trong thc
hin c mt s thut ton c bn nh lc, phn ngng, phn vng, x l
ng cu nh nh phn, nh nhn i tng v cui cng l tnh ton cc
c trng ca i tng. (v tr, din tch...)
H thng c xy dng vi mc ch th nghim nhng thut ton x
l nh s c nghin cu, s dng cng ngh FPGA, ng thi to nn
tng cho h thng th gic my tnh vi nhng thut ton x l cao hn.
30
www.ngohaibac.net
31
www.ngohaibac.net
www.ngohaibac.net
33
www.ngohaibac.net
Programmable Interconnect
34
www.ngohaibac.net
www.ngohaibac.net
www.ngohaibac.net
37
www.ngohaibac.net
.
Hnh 2.5 : Cu trc cc thnh phn ca Spartan 3A
38
www.ngohaibac.net
Ghi cc c im k thut
Tm quan trng ca cc c im k thut (specification) khng th phng
i qu. N ch tuyt i cn c bit khi l mt hng dn chn cng
ngh ph hp v to nhng yu cu ca bn cho cc nh sn xut chip. V
cc c im k thut cho php mi k s hiu v thit k h thng chung v
cng vic ca h trong h thng l g. V n cng cho php cc k s thit
k giao din ng cho mt lot cc phn ca chip. Cc c im k thut cng
gip tit kim thi gian v s hiu lm. S khng lm g c nu khng c
cc bng ghi cc c im k thut.
Chi tit k thut nn bao gm cc thng tin sau y:
nh th no.
www.ngohaibac.net
u vo.
m xp x s gate
Dng ng gi
Tiu th ngun
Gi c
Cc th tc kim tra
www.ngohaibac.net
www.ngohaibac.net
www.ngohaibac.net
43
www.ngohaibac.net
www.ngohaibac.net
45
www.ngohaibac.net
46
www.ngohaibac.net
Xstend Board l mch h tr cho XSA Board c th truy nhp qua giao
din prototype. Bo mch ny m rng kh nng ca XSA Board trn mt s
mt:
Cc pushbuttons, DIP switches, LEDs, v protopying area rt c ch
cho cc th nghim phng Lab.
Mch stereo v dual-chanel analog I/O dng cho x l m thanh kt
hp vi cc thnh phn DSP c synthesize vi phn mm CORE
generation ca Xilinx.
Video decoder (b gii m video) cho php s ha cc video dng
NTSC/PAL/SECAM trong cc ng dng x l nh.
Giao din Ethernet 10/100 lm cho XSA Board c kh nng truy nhp
TCP/IP v cc dng mng khc.
Giao din USB 1.1 lm cho XSA Board nh mt ngoi vi USB dng lowspeed hoc full-speed vi PC.
47
www.ngohaibac.net
Giao din RS-232 rt hu ch khi XSA Board cn phi gi thng tin qua
lin kt giao tip ni tip vi tc thp.
Giao din IDE cung cp cho XSA Board kh nng truy cp vo a
cng (hard disk) lu v phc hi d liu.
Cc module vi chc nng khc c th thm vo trong XST Board nh
cc doughterboard connector.
Nh vy, kt hp gia XSA-3S1000 v XST-3.0 cho ta mt Board ng dng
x l video rt hiu qu.
www.ngohaibac.net
www.ngohaibac.net
EDK 9.2
L cng c xy dng h thng c cc vi x l nhng trong FPGA nh
MicroBlaze (cho tt c cc h FPGA ) v Power PC ( ch cho h Virtex).
EDK 9.2 khng ch gip to ra cc vi x l nhng m cn h tr thit k
cc ngoi vi, giao din cho chng, vi mt th vin ngoi vi s, cho php
vi x l thc thi bt c mt nhim v no m cc vi x l thng thng c
th thc hin c : nh giao tip UART, Ethernet, cc b nh RAM, ROM,
cc I/O,....Cc thit k vi x l nhng cng c ti u ha. Ngoi ra EDK
cng c cng c m phng rt mnh.
System Generator 9.2
System Generator (sysgen)l cng c pht trin h thng cho FPGA, cho
php thit k h thng dng cc khi, v h tr m phng, debug, to code
np vo FPGA hoc kt hp vo nhng ng dng ln hn.
Sysgen c xy dng nh mt Block Set ca Simulink trong Matlab. Do
, sysgen tha hng tt c cc u im ca Simulink trong vic xy dng
h thng v m phng. Sysgen cn s dng th vin ca Logic Core xy
dng cc block ca mnh. Trong th vin ca Sysgen c tt c cc khi thc
hin cc chc nng t c bn nh cng, tr, nhn, cc khi logic,...cho n
nhng thit k phc tp hn nh cc DSPs, b lc s, nhn chp, UART..., cc
b nh tch hp: Single Port, DualPort Ram, FIFOs, cc thanh ghi...
Sysgen cn cho php ngi thit k to ra cc khi thc hin nhng
nhim v ring bng khi Black Box, ti y ngi thit k s to ra cc entity
v ci m ca n vo Black Box to ra cc thit k ring ca mnh.
Nhng thit k ca Sysgen c th c dch ra nhiu kiu d liu, c th
thnh file bit np ngay vo phn cng, hoc thnh cc thit k ghp
vo mt h thng ln hn.Vi vic kt hp vi Mathwork xy dng
Sysgen, Xilinx lm cho vic thit k h thng trn nn FPGA ca mnh tr
nn thun tin v n gin hn rt nhiu i vi ngi lm k thut. Trong
n ny, chng em s dng Sysgen xy dng ton b phn thut
ton x l nh s cho thit k ca mnh.
50
www.ngohaibac.net
Hnh 3.1 : Mt nh cn c x l.
51
www.ngohaibac.net
www.ngohaibac.net
www.ngohaibac.net
www.ngohaibac.net
55
www.ngohaibac.net
56
www.ngohaibac.net
57
www.ngohaibac.net
58
www.ngohaibac.net
www.ngohaibac.net
th xy ra. Thit lp bit bng 0 cu hnh time slot cho port0, v thit lp
bng 1 dnh time slot cho port 1. Sau y l mt s cch thit lp:
PORT_TIME_SLOTS => 1111000011110000 p dng 8 time slot cho mi
port, vi mi port c 4 ln truy cp lin nhau vo SDRAM trc khi dual
port chuyn iu khin cho port kia. V th, mi port c phn phi mt
na bng thng ca dual port.
Tham s PORT_TIME_SLOTS ch c tc ng ti hot ng ca dualport
module khi cc ng dng trn c 2 port cng c gng truy nhp vo SDRAM.
ng dng mt port s truy nhp trc tip vo SDRAM nu khng c hot
ng ghi v c ang tin hnh port kia. V th PORT_TIME_SLOTS =
1111111111111111 s cho php port 0 truy nhp SDRAM ch khi port 1
khng truy cp, nhng khng ngn hon ton port 0 trong vic truy cp
SDRAM.
PORT_TIME_SLOTS = 1111111100000000 cu hnh mt na bng thng
cho mi port tuy nhin c th block truy cp ca mt port ln ti 8 time slot
trong khi port kia c u tin hn. gim tr ch cn gn
PORT_TIME_SLOTS = 0101010101010101 tuy nhin s lng ph thi gian
bi v SDRAM Controller phi xa pipeline trc mi qu trnh chuyn port.
V th, nhm cc bit lin nhau cng mt gi tr l gii php tt nht.
www.ngohaibac.net
www.ngohaibac.net
62
www.ngohaibac.net
www.ngohaibac.net
Cc khi x l c bn
Khi c d liu : cc ca s c c ra t b m, a vo mt
thanh ghi dch 9 word. Vic c c thc hin tun t t trn xung theo
tng ct t tri sang, d liu c ra c dch dn vo thanh ghi dch.
www.ngohaibac.net
www.ngohaibac.net
Khi tnh ngng v phn ngng : Ngng c tnh theo phng php
trung bnh. Tng mc xm ca cc pixel s c cng dn vo mt thanh ghi
v thc hin php chia bng cch dch bit. Kt hp nhiu khi dch bit vi
nhau cho php ta thc hin php chia vi sai s ca ngng nh hn 3 v
thut ton ch cn thc hin trong 1 chu k xung.
Khi m i tng: Khi m i tng cng tn dng kh nng x l
song song ca FPGA thc hin m i tng. Vi khi ny, vic gn
nhn cho mi pixel da trn nhn ca cc pixel ln cn ch cn thc hin
trong 1 chu k ng h.
66
www.ngohaibac.net
www.ngohaibac.net
Hnh 3.20 : 8 mu c bn
www.ngohaibac.net
www.ngohaibac.net
www.ngohaibac.net
3.2.6.
www.ngohaibac.net
www.ngohaibac.net
Xilinx Synthesizs Tool (XST) cho tng hp logic v ModelSim cho m phng.
Cc nh thit k cng thnh cng khi dng cc cng c tng hp logic v m
phng khc. Cc m ngun VHDL khng nn b chnh sa trong bt k hon
cnh no.
KCPSM3 Module
Module KCPSM3 bao gm ALU, register file, scratchpad RAM, Ch duy
nht chc nng khng nm trong KCPSM3 l b nh chng trnh. Khai bo
component v gn chn nh sau:
www.ngohaibac.net
www.ngohaibac.net
www.ngohaibac.net
Chng trnh chnh lun lun nhn cc k t t giao din ngi dng v
kim tra xem gi lnh vi c php g. V d: lnh bt u bng ch ci C
dng capture nh, bt u bng ch ci M chn thut ton x l nh
M1 lc nhiu, M2 phn vng, v ra cc tn hiu iu khin tng
ng vo cc chn Algorithm Selection ca khi x l nh.
Khi x l ngt s c kch hot khi c tn hiu done t b x l nh v
khi xa tn hiu kch hot khi x l nh v gi messenger ln PC.
76
www.ngohaibac.net
Chc nng
Chn thng s ca cng RS232 thit lp giao tip RS232 vi mch phn
cng bn di. Mc nh chn cng COM1, tc 115200. C th la chn
kt ni hoc ngt kt ni vi RS232, c hp thoi hin th trng thi ca giao
tip RS232.
Kch hot chip Video Decoder trn mch phn cng qua nt I2C giao
tip I2C vi chip qua cng LPT. Mc nh chn cng LPT1, c th pht trin
thm la chn cc cng LPT khc na.
Cho php download trc tip file cu hnh cho FPGA hoc Flash qua cng
LPT, nh cc nt bm phn LPT FPGA Programming.
Cho php la chn thut ton thc hin v c led hin th s th t thut
ton tng ng. Do cha c tn c th ca tng thut ton c th nn mi ch
t tn l thut ton 1, thut ton 2, Mi khi kt thc thut ton u c bc
in thng bo thc hin thnh cng.
Cho php kch hot capture nh t camera v t hin ln mn hnh
VGA. ang pht trin thc hin la chn gia capture mt nh v chp
lin tc khong 30 hnh/s.
3.4. M phng v kt qu
Phng n m phng
Yu cu ca bi ton m phng: thc hin tt cc thut ton x l nh
m s vt trn mt frame, v nh v tng vt.
Phng n m phng y c thc hin nh sau: dng camera chiu
vo mt tm bng mt mu (en) c cc vt c kch thc khc nhau. Khi ,
dng chng trnh giao tip trn PC iu khin camera capture mt nh
r nt, sau tin hnh thc hin tng thut ton theo trnh t nht nh v
xc nh s vt. Tng kt qu chy mi thut ton u hin th trc tip trn
mn hnh VGA.
77
www.ngohaibac.net
78
www.ngohaibac.net
Kt lun
Trong cc gii php phn cng cho vic xy dng h thng th gic my
tnh, c th thy FPGA l mt trong nhng gii php ph hp nht. Vi
FPGA, chng ta c th thit k h thng theo tng khi hot ng song song,
cho php tng tc x l ln nhiu ln so vi x l tun t. iu ny l rt
quan trng i vi nhng h thng i hi tc x l nhanh, chng hn
nh nhng cnh tay robot gp vt ang chuyn ng nhanh.
Trong n ny, chng em thc thi thnh cng mt h thng th gic
my vi nhim v l tch cc i tng trong mt nh, gn nhn v xc nh
cc c trng hnh hc ca i tng. Vi kh nng x l nh vy, chng em
nhn thy hon ton c th m rng ti ra gii quyt cc bi ton x l
nng cao nh :
Nhn dng : da trn cc c trng hnh hc ca i tng, ta cn c
th nhn dng i tng, phc v cho bi ton nhn dng vt hoc ch
ci v s v sau. Vic nhn dng c th bng mng neural xy dng trc tip
trn FPGA, bng cch to ra cc neural nh cc n v x l kt ni vi nhau.
Xc nh i tng chuyn ng: i tng c x l y mi ch l
i tng tnh, trong khi camera truyn nh lin tc v i tng. Nu kt
hp cc qu trnh x l trong nhng thi im khc nhau, ta c th gii quyt
bi ton xc nh i tng chuyn ng v c tc chuyn ng ca n.
Vic gii quyt bi ton ny c ngha thc tin rt ln i vi cc c cu
bm i tng chuyn ng.
Xc nh khong cch vt trong khng gian : Mch XST 3S 1000 c 2
cng video. Thm vo , project ca chng ta cha chim ht mt na ti
nguyn ca h thng, trong khi nu thm mt project na, ta vn c th tn
dng nhng ti nguyn c. Do chng ta hon ton c th thc thi mt h
thng vi 2 camera cng hot ng. iu ny cho php ta c th quan st cc
i tng trong khng gian 3D, thm ch xc nh hnh dng, kch thc v
th tch ca chng. Ta cng c th xc nh khong cch gia cc i tng
trong khng gian nu kt hp kt qu x l c vi cc php tnh quang
hc chnh xc. Xa hn na, ta hon ton c th xy dng mt h thng th
79
www.ngohaibac.net
www.ngohaibac.net
81
www.ngohaibac.net
www.ngohaibac.net
[13]. Xilinx Ltd, System Generator for DSP Getting Started Guide Release
9.2.00, www.xilinx.com, August, 2007.
[14]. Gregory
K.McMillan,
Douglas
M.Considine,
Process/Industrial
Edward
Nelson,
Implementation
of
Image
Processing
Corporation, 2000.
[22]. Richard G. Shoup, Parameterized Convolution Filtering in a Field
Programmable Gate Array, California, 2000.
[23]. Chi-Jeng Chang, Pei-Yung Hsiao, Zen-Zi Hoang, Intergrated Operation
of Image Capturing in FPGA, Chang Gung University, Tao-Yuan, Taiwan,
2006.
[24].
California.
83
www.ngohaibac.net
84