Professional Documents
Culture Documents
An All-Digital Self-Calibration Method For A Vernier-Based Time-To-Digital Converter
An All-Digital Self-Calibration Method For A Vernier-Based Time-To-Digital Converter
2, FEBRUARY 2010
463
I. I NTRODUCTION
IME-TO-DIGITAL converters (TDCs) have been used
for a wide range of applications, such as laser distance
measurement, frequency synthesis, jitter measurement, and
evaluation of the timing performance of integrated circuits [1],
[2]. The performance and reliability of the results in these
applications strongly depends on the accuracy and resolution
of the TDC. With a proper TDC architecture [3][6] such as a
Vernier-based TDC, measurement resolution in the range of a
few tens of picoseconds can be achieved. To calibrate a TDC,
the performance parameters and the nonlinearity differences
between its building blocks are determined in the calibration
mode and then in the operation mode, correction techniques
are employed to reduce the measurement error. The mismatch
and nonidealities between the delay cells and interpolators
(flip-flops) in a TDC are the main sources of measurement
uncertainty. TDC calibration is generally performed by exciting the converter with a series of known time intervals and
correlating the outputs with the applied inputs. Statistical code
density test [7] is commonly used to calibrate a TDC. In this
method, an external reference clock is employed, and a large
number of time events are applied to the TDC to evaluate its
measurement uncertainty. On-chip timing oscillators are also
Manuscript received November 23, 2008; revised April 28, 2009. First
published September 22, 2009; current version published January 7, 2010.
The Associate Editor coordinating the review process for this paper was
Dr. Juha Kostamovaara.
The authors are with the Department of Electrical and Computer
Engineering, University of Windsor, Windsor, ON N9B 3P4, Canada
(e-mail: rashidza@uwindsor.ca).
Digital Object Identifier 10.1109/TIM.2009.2024699
464
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 59, NO. 2, FEBRUARY 2010
Fig. 3. (a) Typical setup for direct calibration of an arbitrator. (b) Calibration
result for an arbitrator with a quantization step of = 4.
A. Direct Calibration
The concept of direct calibration is shown in Fig. 3, in which
two signals with a precise delay difference of Tin are externally
generated and applied to one stage of a Vernier-based TDC
containing two buffers with delays of 1 and 2 and a D flipflop. If the input time interval Tin is increased in small steps
over a sufficiently long interval of (T1 , +T1 ), the output of the
flip-flop generates a stream of 0s and 1s. Assuming an ideal
D flip-flop, the difference between the total number of 0s and
1s divided by two determines the size of the quantization step,
which is equal to = 2 1 , where 2 > 1 . The accuracy
of this calibration method is highly dependent on the size and
precision of .
B. Improved Direct Calibration Based on Added Noise
To ensure proper calibration of modern TDCs using the direct
calibration method, T has to be in the range of femtoseconds.
465
Q1 = 0 and Q2 = 1
Q1 = 0 and Q2 = 0
(1)
The output of the AND gate in Fig. 4(b) remains high for
all events falling in the range of 1 < Tin < 1 + 2 and
becomes zero for the rest of the events. The fraction of time
for which the output of the AND gate becomes high is equal to
2 /T1 , which repeats in each cycle of T2 . Therefore, the frequency of the AND gate output in Fig. 4(b) can be expressed by
fp =
2
f2 = 2 f1 f2 .
T1
(2)
expected n
c times, where nc is given by
n
c = N Pc =
C. Indirect Calibration
The differences between the quantization steps of a VDLbased TDC can be determined through an indirect calibration
method [18]. To illustrate this method, assume two periodic
signals of S1 and S2 with periods of T1 and T2 , where T2 is
slightly larger than T1 . The time difference between the rising
edges of S1 and S2 is incremented by = T2 T1 in every
cycle. If one cycle of S1 is observed over time, it can be seen
that the rising edges of S2 are uniformly distributed over that
particular cycle of S1 . It can be shown that it takes a total
number of N = T1 / cycles for a rising edge of S2 to sweep
one full cycle of S1 . The difference between the rising edges
of S1 and S2 can be considered as an input time interval that
extends by = T2 T1 in every cycle. Such a sequence of
time events includes a total number of N = T1 / distinct input
intervals. Fig. 4 shows a two-stage Vernier-based TDC and its
equivalent circuit in which two delay lines are replaced with a
single delay line where 1 = 12 11 and 2 = 22 21 .
Authorized licensd use limted to: IE Xplore. Downlade on May 13,20 at 1:4530 UTC from IE Xplore. Restricon aply.
N Dc
.
TR
(3)
nc TR
N
(4)
where nc represents the actual number of hits. The estimated durations of the codes can be used to construct a
TDC characterization curve and calibrate the TDC accordingly. The simulation results reported in [19] indicate significant error reduction of more than five folds from 8 ps
RMS to 1.3 ps RMS for a VDL-based TDC in complementary
metaloxidesemiconductor 90-nm process. To implement this
calibration method, the frequencies of the on-chip oscillator and
the reference clock have to be adjusted to prevent coherency
between them. Coherency between these signals limits the number of time events and can adversely affect the uniformity of
the time events leading to inaccurate calibration. Even without
466
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 59, NO. 2, FEBRUARY 2010
(8)
f1 =
(5)
(6)
for m = 1, 2, . . . N
(7)
m = 1, 2, . . . N.
(9)
(10)
(11)
Fig. 6.
467
(a) Sizes of the first quantization step 12 in 50 trials. (b) Distribution of 12 in 100 trials.
(12)
(13)
468
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 59, NO. 2, FEBRUARY 2010
Fig. 8. (a) Quantization steps determined using the direct calibration method and the proposed calibration method. (b) Measurement error of the proposed
calibration method.
Fig. 9. (a) Linearity error without calibration. (b) Linearity error after
calibration.
R EFERENCES
[1] K. Maatta and J. Kostamovaara, A high-precision time-to-digital converter for pulsed time-of-flight laser radar applications, IEEE Trans.
Instrum. Meas., vol. 47, no. 2, pp. 521536, Apr. 1998.
[2] K. Cheng, S. Jiang, and Z. Chen, BIST for clock jitter measurements, in
Proc. IEEE Int. Symp. Circuits Syst., May 2528, 2003, pp. V-577V-580.
[3] D. Porat, Review of sub-nanosecond time-interval measurements, IEEE
Trans. Nucl. Sci., vol. NS-20, no. 10, pp. 3651, Oct. 1976.
[4] N. Abaskharoun, M. Hafed, and G. W. Roberts, Strategies for on-chip
sub-nanosecond signal capture and timing measurements, in Proc. IEEE
Int. Symp. Circuits Syst., May 2001, pp. 174177.
[5] S. Kleinfelder, T. J. Majors, K. A. Blumer, W. Farr, and B. Manor,
MTD132A new subnanosecond multi-hit CMOS time-to-digital converter, IEEE Trans. Nucl. Sci., vol. 38, no. 2, pp. 97101, Apr. 1991.
[6] F. Bigongiari, R. Roncella, R. Saletti, and P. Terreni, A 250-ps time
resolution CMOS multi-hit time-to-digital converter for nuclear physics
experiments, IEEE Trans. Nucl. Sci., vol. 46, no. 2, pp. 7377,
Apr. 1999.
[7] F. Baronti, L. Fanucci, D. Lunardini, R. Roncella, and R. Saletti,
On the differential nonlinearity of time-to-digital converters based on
delay-locked-loop delay lines, IEEE Trans. Nucl. Sci., vol. 48, no. 6,
pp. 24242431, Dec. 2001.
[8] P. Andreani, F. Bigongiari, R. Roncella, R. Saletti, P. Terreni,
A. Bigongiari, and M. Lippi, Multihit multichannel time-to-digital
converter with 1% differential nonlinearity and near optimal time
resolution, IEEE J. Solid-State Circuits, vol. 33, no. 4, pp. 650656,
Apr. 1998.
[9] M. J. Hsiao, J. R. Huang, and T. Y. Chang, A built-in parametric timing
measurement unit, IEEE Des. Test Comput., vol. 21, no. 4, pp. 322330,
Jul./Aug. 2004.
[10] P. Chen, L. Shen-Luan, and W. Jingshown, A CMOS pulse-shrinking
delay element for time interval measurement, IEEE Trans. Circuits
Syst. II, Analog Digit. Signal Process., vol. 47, no. 9, pp. 954958,
Sep. 2000.
[11] J. P. Jansson, A. Mantyniemi, and J. Kostamovaara, A CMOS time-todigital converter with better than 10 ps single-shot precision, IEEE J.
Solid-State Circuits, vol. 41, no. 6, pp. 12861296, Jun. 2006.
[12] B. K. Swann, B. J. Blalock, L. G. Clonts, D. M. Binkley, J. M. Rochelle,
E. Breeding, and K. M. Baldwin, A 100-ps time-resolution CMOS
time-to-digital converter for positron emission tomography imaging applications, IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 18391852,
Nov. 2004.
[13] R. Szplet, J. Kalisz, and R. Szymanowski, Interpolating time counter
with 100 ps resolution on a single FPGA device, IEEE Trans. Instrum.
Meas., vol. 49, no. 4, pp. 879883, Aug. 2000.
[14] E. Raisanen-Ruotsalainen, T. Rahkonen, and J. Kostamovaara, A low
power CMOS time-to-digital converter, IEEE J. Solid-State Circuits,
vol. 30, no. 9, pp. 984990, Sep. 1995.
[15] S. Tabatabaei and A. Ivanov, Embedded timing analysis: A soc infrastructure, IEEE Des. Test Comput., vol. 19, no. 3, pp. 2234,
May/Jun. 2002.
[16] R. Van De Plassche, CMOS Integrated Analog-to-Digital and Digital-toAnalog Converters, 2nd ed. Norwell, MA: Kluwer, 2003.
[17] P. M. Levine and G. W. Roberts, A high-resolution flash time-to-digital
converter and calibration scheme, in Proc. IEEE Int. Test Conf., 2004,
pp. 11481157.
[18] V. Gutnik and A. Chandrakasan, On-chip picosecond time measurement, in Proc. IEEE VLSI Circuits Dig. Tech. Papers, 2000, pp. 5253.
[19] J. Rivoir, Fully-digital time-to-digital converter for ATE with autonomous calibration, in Proc. IEEE Int. Test Conf., Oct. 2006, pp. 110.
[20] J. Rivoir, Statistical linearity calibration of time-to-digital converters
using a free-running ring oscillator, in Proc. 15th Asian Test Symp.,
Nov. 2006, pp. 4550.
Authorized licensd use limted to: IE Xplore. Downlade on May 13,20 at 1:4530 UTC from IE Xplore. Restricon aply.
469