Scribd Logo
Upload

Welcome to Scribd!

  • Fpga Lab - 05 Before RTL

    Uploaded by

    Haider Ali
    7 views1 page
    FPGA operator sharing

    Original Title

    Fpga Lab_05 Before RTL

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    FPGA operator sharing

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    7 views1 page

    Fpga Lab - 05 Before RTL

    Uploaded by

    Haider Ali
    FPGA operator sharing

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    optimize:1

    ADDER:1

    a(0:0)
    b(0:0)
    c(0:0)
    d(0:0)

    port_opa

    port_opb

    port_result

    Madd_add1<0>1
    ADDER:2
    port_opa

    port_opb

    port_result

    Madd_add2<0>1

    x_0_mux0000_imp
    add1
    cond

    x(0)

    x(0:0)

    cond

    x_0_mux0000_imp
    y_0_mux0000_imp
    add2

    y(0)

    cond

    y_0_mux0000_imp
    optimize

    y(0:0)

    You might also like