Professional Documents
Culture Documents
Abstract
Future wireless multimedia computing devices are required to adapt their functionality to the
changing parameters of the communication link available at a given time (i.e., bandwidth, error
rates, protocols, etc.). Therefore, these devices have to be flexible enough to accommodate a
various multimedia services (e.g., different video decompression schemes) and communication
capabilities (e.g., cellular GSM, PCS, pico-cellular). At the same time, low-power consumption
performance [ref] and low-power [ref] [ref] for future wireless embedded devices. In
[Abnous96], a reconfigurable architecture template is proposed to meet both the flexibility and
template (in particular, its model of computation and basic processing elements for data-flow
computations) and supporting software to assist direct implementations on such architecture. The
shaded box in Figure 1 shows the scope this paper covers. The energy efficiency of the proposed
Kernel* Computation
Hardware
Components
Mapping Architecture To architecture selection:
Estimation Desription
Algorithm
Optimization
Figure 1.
2. Architecture Description
The basic idea behind the proposed architecture is illustrated in Figure. 1. Control flow computa-
tion in performed on the microprocessor and dataflow computation is performed on the satellites.
The architecture template fixes the communication scheme between each satellite as well as the
interface method between the microprocessor and the satellite. Communications between each
satellite is data-flow driven and each satellite also follows strict execution (i.e. operation starts
only when all input datas are ready). Dedicated links are established between satellites.
In the current realization of the architecture, the satellites are medium to fine grain according to
the definition of [Bart]. The fuctionality of the satellites are divided into three catagories: source,
changing the vector length or number of taps for the computation satellites, a minimum-overhead
mechanism to pass data structure (scalar, vector and matrix) is developed. Each computation
satellite needs to be configured to the data structure it consumes and produces (vectors to scalar
for MAC, for example). The source satellites generate tokens indicating the end of the data
Talk about dedicated links between satellites and data steering elements- Three categories: static
(data goes in a fixed direction in-between reconfiguration periods), statically scheduled (data
is equipped with the direction) determined. The first two are supported by the current realization
The current implementation of the data driven computation scheme is globally asynchronous and
locally synchronous clocking. address generator and inport (with data from microprocessor) and
In order to supply fast implementation feedback to the user, tools are developed to support
application specific simulation and direct-mapped synthesis from a high-level language to the
satellites.
3.A. Simulation Tool
on the concept of modules (heterogeneous satellites) and queues (links between satellites) is
created. A mapped kernel is constructed by building a netlist using the module and queue library
(Figure 1). In order to facilitate verification and performance feedback, wrappers are placed
around all modules and queues so modules can be modeled as concurrent processes and queue as
synchronized objects. Energy and time stamps are also associated with each modules and queues
Currently, the intermediate form is implemented in the C++ language and the Solaris thread
library [26] (other common thread libraries can be switched in easily). Common satellite
processors (such as MAC/multiply processor, ALU processor, memory and address generator
To ease the process of manually mapping algorithms to the architecture, a synthesis tool is
implementation of the architecture. The output is the computation specified in the intermediate
form, the kernel performance and energy can then be dynamically collected. For algorithms with
loops with constant loop length, energy and performance information is also analyzed statically
The algorithm is compiled to SUIF intermediate form then converted to hierarchical Control
Data Flow Graph (CDFG [Hyper]). The current conversion from SUIF to CDFG exposes all
scalar dependencies but preserve all WAW, RAW, WAW dependencies in array access. The
current mapping allocates arrays of the same name to a particular memory and each operation
Generation of data steering element and address generator is based on the nested loops.
Statically performance estimation for loops with known loop length is also done.
All satellite modules are characterized. Interconnect are characterized also in [Zhang98].
Preliminary overhead of steering element is added. Low energy feature of the system. Allows
Synthesis and performance is determined statically and verified dynamically using the simulator.
Pleiades 18.04
ASIC 3 [ref]
5. Conclusion
We have presented a low-power reconfigurable multiprocessor system. Future work will include
6. References
• G. R. Goslin, “ A Guide to Using Field Programmable Gate Arrays for Application Specific
• Gerson and M. Jasiuk, “Vector Sum Excited Linear Prediction (VSELP) Speech Coding at
• K. Ueda, et al., “Multimedia Complex on a Chip,” ISSCC Digest of Technical Papers, pp.