Scribd Logo
Upload

Welcome to Scribd!

  • Contents of VHDL

    Uploaded by

    ankitsadana1990
    8 views1 page
    This document contains a list of 9 experiments to implement various digital logic circuits in VHDL using different modeling techniques. The experiments include implementing an 8:1 multiplexer, 3:8 decoder, 1:8 demultiplexer, adder, subtractor, mod-10 counter, priority encoder, arithmetic and logical operations, and a 4-bit comparator using behavioral modeling, as well as implementing a serial-in parallel-out operation using behavioral modeling.

    Original Description:

    Original Title

    Contents of Vhdl

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document contains a list of 9 experiments to implement various digital logic circuits in VHDL using different modeling techniques. The experiments include implementing an 8:1 multiplexer, 3:8 decoder, 1:8 demultiplexer, adder, subtractor, mod-10 counter, priority encoder, arithmetic and logical operations, and a 4-bit comparator using behavioral modeling, as well as implementing a serial-in parallel-out operation using behavioral modeling.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    8 views1 page

    Contents of VHDL

    Uploaded by

    ankitsadana1990
    This document contains a list of 9 experiments to implement various digital logic circuits in VHDL using different modeling techniques. The experiments include implementing an 8:1 multiplexer, 3:8 decoder, 1:8 demultiplexer, adder, subtractor, mod-10 counter, priority encoder, arithmetic and logical operations, and a 4-bit comparator using behavioral modeling, as well as implementing a serial-in parallel-out operation using behavioral modeling.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    SR. NO. 1. 2. 3. 4. 5. 6. 7. 8. 9.

    LIST OF EXPERIMENTS
    TO IMPLEMENT 8:1 MUX IN VHDL BY BEHAVIOUR MODELING TO IMPLEMENT 3:8 DECODER IN VHDL BY DATA FLOW MODELING TO IMPLEMENT 1:8 DEMUX IN VHDL BY BEHAVIOUR MODELING TO IMPLEMENT ADDER AND SUBTRACTOR IN VHDL BY BEHAVIOUR MODELING TO IMPLEMENT MOD-10 COUNTER IN VHDL BY BEHAVIOUR MODELING TO IMPLEMENT PRIORITY ENCODER IN VHDL BY BEHAVIOUR MODELING TO IMPLEMENT SOME ARITHMETIC AND LOGICAL OPERATIONS IN VHDL BY BEHAVIOUR MODELING TO IMPLEMENT 4-BIT COMPARATOR IN VHDL BY BEHAVIOUR MODELING TO IMPLEMENT SIPO OPERATION IN VHDL BY BEHAVIOUR MODELING

    REMARKS

    You might also like