Scribd Logo
Upload

Welcome to Scribd!

  • 7 72 4004 Dil

    Uploaded by

    Richard Tomlinson
    6 views1 page
    The document contains a diagram of the Intel 4004 microprocessor chip layout showing the pin connections and labels. It has 16 pins numbered 1 through 16 connected to various components of the chip including the data bus, clock phases, memory control outputs, and power connections. The diagram helps illustrate the basic architecture and interface of one of the earliest commercial microprocessor chips.

    Original Description:

    Original Title

    7_72_4004_dil

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document contains a diagram of the Intel 4004 microprocessor chip layout showing the pin connections and labels. It has 16 pins numbered 1 through 16 connected to various components of the chip including the data bus, clock phases, memory control outputs, and power connections. The diagram helps illustrate the basic architecture and interface of one of the earliest commercial microprocessor chips.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    6 views1 page

    7 72 4004 Dil

    Uploaded by

    Richard Tomlinson
    The document contains a diagram of the Intel 4004 microprocessor chip layout showing the pin connections and labels. It has 16 pins numbered 1 through 16 connected to various components of the chip including the data bus, clock phases, memory control outputs, and power connections. The diagram helps illustrate the basic architecture and interface of one of the earliest commercial microprocessor chips.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    12/29/11

    upload.wikimedia.org/wikipedia/commons/7/72/4004_dil.svg

    Reset

    Sync-Out

    Test Memory Control Output

    10

    Clk Phase 2

    CM-ROM

    11

    Clk Phase 1

    CM-RAM3

    13

    i4004

    V DD

    12

    V SS

    D3

    CM-RAM2 Memory Control Outputs CM-RAM1

    14

    D2

    Data Bus I/O 15 2


    D1

    CM-RAM0

    16

    D0

    upload.wikimedia.org/wikipedia/commons/7/72/4004_dil.svg

    1/1

    You might also like