Scribd Logo
Upload

Welcome to Scribd!

  • Counter

    Uploaded by

    Mayank Arya
    4 views1 page
    This Verilog module defines a 4-bit counter that increments by 1 on each clock cycle. It has an output port for the 4-bit counter value and input ports for a clock signal and reset. The counter is initialized to 0 when reset is asserted and increments the counter value by 1 each time clock rises.

    Original Description:

    Counter implementation in verilog

    Copyright

    © © All Rights Reserved

    Available Formats

    TXT, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This Verilog module defines a 4-bit counter that increments by 1 on each clock cycle. It has an output port for the 4-bit counter value and input ports for a clock signal and reset. The counter is initialized to 0 when reset is asserted and increments the counter value by 1 each time clock rises.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    4 views1 page

    Counter

    Uploaded by

    Mayank Arya
    This Verilog module defines a 4-bit counter that increments by 1 on each clock cycle. It has an output port for the 4-bit counter value and input ports for a clock signal and reset. The counter is initialized to 0 when reset is asserted and increments the counter value by 1 each time clock rises.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    module counter

    output
    input
    reg [3:0]

    (C_OUT,CLK,reset);
    [3: 0] C_OUT;
    CLK,reset;
    C_OUT;

    always @ (posedge CLK)


    begin
    if (reset) C_OUT <= 4'b0000;
    else
    C_OUT <= C_OUT + 4'b0001;
    end
    endmodule

    You might also like