module ff (

clk,
rst,
d,
q
);
input clk,
rst,
d;
output q;
reg

q;

always@(posedge clk or negedge rst)

begin
if(~rst)
q <= 1'b0;
else
q <= d;
end
endmodule // ff