SHRINATHJI INSTITUTE OF TECHNOLOGY & ENGINEERING

Department of Electronics and Communication Engineering

UPALIODEN, NATHDWARA, RAJSAMAND. (RAJASTHAN)

TIME-TABLE
Session: 2015-16 (ODD Semester)
Come into force from: 01-Aug-2015
Total Load: 14 Faculty: Mahesh Kumar Porwal

Periods I II III IV V VI
Days Summer 08:00 8:55 08:55 9:50 09:50 10:45 10:45 11:40 12:25 1:20 01:20 02:15
Winter 09.00 09.55 09.55 10.50 10.50 11.45 11.45 12.40
L 01.25 02.20 02.20 03.15
TEF DE U
Monday CS-IIIYr EE-IIYr
RN:110 RN:108 N
DE DE C DE Lab
Tuesday CS-IIYr EE-IIYr
H CS-IIYr
RN:107 RN:108 RN:18
TEF DE DE Lab
Wednesday CS-IIIYr CS-IIYr
B EE-IIYr
RN:110 RN:107 RN:18
DE R
Thursday EE-IIYr
E
RN:108
TEF DE A
Friday CS-IIIYr
RN:110
CS-IIYr
RN:107
K
11:40
12:25
DE
Project Stage I Project Stage I Project Stage I
Saturday EE-IIYr 12.40
RN:8 RN:108 RN:8 RN:8
01.25

Page 1 of 4
 SHRINATHJI INSTITUTE OF TECHNOLOGY & ENGINEERING
Department of Electronics and Communication Engineering
UPALIODEN, NATHDWARA, RAJSAMAND. (RAJASTHAN)

TIME-TABLE
Session: 2015-16 (ODD Semester)
Come into force from: 01-Aug-2015
Total Load: 21 Faculty:ShinuSoni

Periods I II III IV V VI
Days Summer 08:00 8:55 08:55 9:50 09:50 10:45 10:45 11:40 12:25 1:20 01:20 02:15
Winter 09.00 09.55 09.55 10.50 10.50 11.45 11.45 12.40
L 01.25 02.20 02.20 03.15
VLSI Design PE DSP U PE Lab
Monday ECE-IV Yr EE-IIIYr ECE-IV Yr EE-IIIYr (A1)
RN:119 RN:111 RN:119 N RN:57
VLSI Design DSP DIP C PE Lab
Tuesday ECE-IV Yr ECE-IV Yr ECE-IV Yr
H EE-IIIYr (A2)
RN:119 RN:119 RN:119 RN: 57
VLSI Design DIP PE Signal & Image Processing Lab
Wednesday ECE-IV Yr
RN:119
ECE-IV Yr
RN:119
EE-IIIYr
RN:111
B ECE-IV Yr
RN:8
PE DIP DSP R
Thursday EE-IIIYr
RN:111
ECE-IV Yr
RN:119
ECE-IV Yr
RN:119
E
DIP PE DSP A
Friday ECE-IV Yr
RN:119
EE-IIIYr
RN:111
ECE-IV Yr
RN:119
K
11:40
12:25
Project Stage I Project Stage I
Saturday 12.40
RN:8 RN:8
01.25

DIP: Digital Image Processing, WC: Wireless Communication, AWP: Antenna & Wave Propagation, PE: Power Electronics

Page 2 of 4
 SHRINATHJI INSTITUTE OF TECHNOLOGY & ENGINEERING
Department of Electronics and Communication Engineering
UPALIODEN, NATHDWARA, RAJSAMAND. (RAJASTHAN)

TIME-TABLE
Session: 2015-16 (ODD Semester)
Come into force from: 01-Aug-2015
Total Load: 17 Faculty: Komal Daiya

Periods I II III IV V VI
Days Summer 08:00 8:55 08:55 9:50 09:50 10:45 10:45 11:40 12:25 1:20 01:20 02:15
Winter 09.00 09.55 09.55 10.50 10.50 11.45 11.45 12.40
L 01.25 02.20 02.20 03.15
AWP WC U WCLab
Monday ECE-IV Yr ECE-IV Yr ECE-IV Yr
RN:119 RN:119 N RN:29
DLD Lab AWP C VHDL
Tuesday CS-IIIYr ECE-IV Yr
H ECE-IV Yr
RN:8 RN:119 RN:119
DLD AWP VHDL
Wednesday CS-IIIYr
RN:110
ECE-IV Yr
RN:119
ECE-IV Yr
RN:119
B
VHDL DLD WC R
Thursday ECE-IV Yr
RN:119
CS-IIIYr
RN:110
ECE-IV Yr
RN:119
E
WC AWP DLD
A Seminar
Friday ECE-IV Yr ECE-IV Yr CS-IIIYr K ECE-IV Yr
RN:119 RN:119 RN:110 11:40 RN:8
12:25
Project Stage I 12.40 Project Stage I
Saturday RN:8 01.25 RN:8

DIP: Digital Image Processing, WC: Wireless Communication, AWP: Antenna & Wave Propagation,

Page 3 of 4
 SHRINATHJI INSTITUTE OF TECHNOLOGY & ENGINEERING
Department of Electronics and Communication Engineering
UPALIODEN, NATHDWARA, RAJSAMAND. (RAJASTHAN)

TIME-TABLE
Session: 2015-16 (ODD Semester)
Come into force from: 01-Aug-2015
Total Load: 18 Faculty:Bharti Chouhan

Periods I II III IV V VI
Days Summer 08:00 8:55 08:55 9:50 09:50 10:45 10:45 11:40 12:25 1:20 01:20 02:15
Winter 09.00 09.55 09.55 10.50 10.50 11.45 11.45 12.40
L 01.25 02.20 02.20 03.15
EDC EDC U EDC Lab
Monday CS-IIYr EE-IIYr EE-IIYr
RN:107 RN:108 N RN:17
EDC C
Tuesday EE-IIYr
H
RN:108
uP EDC EDC Lab
Wednesday EE-III Yr
RN:111
EE-IIYr
RN:108
B CS-IIYr
RN: 17
EDC uP R uP Lab
Thursday CS-IIYr
RN:107
EE-IIIYr
RN:111
E EE-IIIYr (A2)
RN:19
EDC uP A uP Lab
Friday EE-IIYr EE-IIIYr K EE-IIIYr (A1)
RN:108 RN:111 RN: 19
11:40
12:25
EDC
Project Stage I Project Stage I
Saturday CS-IIYr 12.40
RN:107 RN:8 RN:8
01.25

uP: Microprocessor

Page 4 of 4