Professional Documents
Culture Documents
1 1
Compal Confidential
2 2
2014-03-27
4 4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
COVER PAGE
Size
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 1 of 34
A B C D E
A B C D E
Compal Confidential
Model Name : Z5WAE
1 1
204pin DDRIII-SO-DIMM X2
Display Port
AMD Memory BUS(DDR3) Single Channel
PCIE MB Port 8
BGA 769-balls
3.0 Conn.
GPP2 GPP1
HD Audio(AZ)
LAN+Card Reader
MINI Card
RTL8411B
(WLAN/BT)
SATA III
3
Port 0 Port 1 3
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
BLOCK DIAGRAMS
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size
Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 2 of 34
A B C D E
5 4 3 2 1
+1.5V VDD_MEM 8A
AMD APU FT3 Kabini (25W)
+0.75VS VTT_MEM 2A
D D
BATT+
+1.5V
+1.5V VDDIO_MEM_S @ 3A
BATTERY PU501
RT8207MZQW +0.75VS +1.5VS
Q20 +1.5VS VDDIO_AZ_ALW @ 0.1A
LP2301ALT1G
CRT / HDMI
VDD_095_USB3_Dual @ 1A
+5VS +0.95VALW
C +5VS_DISP VDD_095_ALW @ 0.5A C
+5VS_HDD @ 1.1A
+5VS
+1.8VS VDD_18 @ 1.5A
+5VS_ODD @ 2A +1.8VS
PU601 +1.8VALW
SY8033BDBC
Audio +1.8VALW VDD_18_ALW @ 0.5A
ALC259-VC2-CG +5VS
+5VDDA_CODEC
+5VS_PVDD +3VS +3VALW
PU401 +3VALW VDD_33_ALW @ 0.2A
+3VDD_CODEC +1.5VS SY8208BQNC
+IOVDD_CODEC
+3VS
+3VS VDD_33 @ 0.2A
B EC U2 B
FAN TPS22966DPUR +5VS
+3VLP +1.5V_RTC VDDBT_RTC_G @ 4.5uA
+VCC_FAN +5VS +EC_VCC
+3VALW
PU402
SY8208BQNC
USB2.0 x2 LCD panel +RTCBATT
USB3.0 x1 14" +RTC_APU
B+ PU101 RTC
+USB3_VCCA +5VALW +INVPWR_B+ NCP698SQ15T1G
+LCDVDD @ 1.4A Bettary
+3VS
LAN/CR Combo
RTL8411-CG HD Camera
+3VS_WLAN @ 2A
+3VS +5VS_TS POWER MAP
+5VS THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size
+1.5VS Document Number Rev
+1.5VS B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 3 of 34
5 4 3 2 1
A B C D E
2 2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
NOTES LIST
APU APU Size
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Document Number Rev
Part Number = SA00007RB20 Part Number = SA00007RA20 B 1.0
S IC E2-6110 EM6110ITJ44JB 1.5G BGA 769P S IC A4-6210 AM6210ITJ44JB 1.8G BGA 769P
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Friday, March 28, 2014 Sheet 4 of 34
A B C D E
5 4 3 2 1
@
UAPU1A
<10,11> DDRAB_SMA[15..0] DDRAB_SDQ[63..0] <10,11>
MEMORY
DDRAB_SMA0 AG38 M_ADD0 M_DATA0 B30 DDRAB_SDQ0
DDRAB_SMA1 W35 M_ADD1 M_DATA1
A32 DDRAB_SDQ1
DDRAB_SMA2 W38 M_ADD2 M_DATA2 B35 DDRAB_SDQ2
DDRAB_SMA3 W34 M_ADD3 M_DATA3
A36 DDRAB_SDQ3 @
DDRAB_SMA4 U38 B29 DDRAB_SDQ4 UAPU1B
M_ADD4 M_DATA4
DDRAB_SMA5 U37 M_ADD5 M_DATA5 A30 DDRAB_SDQ5 PCIE
DDRAB_SMA6 U34 A34 DDRAB_SDQ6
D M_ADD6 M_DATA6 D
DDRAB_SMA7 R35 M_ADD7 M_DATA7 B34 DDRAB_SDQ7
DDRAB_SMA8 R38 R10 L2
M_ADD8 P_GPP_RXP0 P_GPP_TXP0
DDRAB_SMA9 N38 B37 DDRAB_SDQ8 R8 L1
M_ADD9 M_DATA8 P_GPP_RXN0 P_GPP_TXN0
DDRAB_SMA10 AG34 M_ADD10 M_DATA9 A38 DDRAB_SDQ9
DDRAB_SMA11 R34 M_ADD11 M_DATA10
D40 DDRAB_SDQ10 R5
P_GPP_RXP1 P_GPP_TXP1
K2 PCIE_ATX_DRX_P1 C19 1 2 .1U_0402_16V7K
<16> PCIE_ARX_DTX_P1 PCIE_ATX_C_DRX_P1 <16>
DDRAB_SMA12 N37 M_ADD12 M_DATA11 D41 DDRAB_SDQ11 R4 P_GPP_RXN1 LAN P_GPP_TXN1 K1 PCIE_ATX_DRX_N1 C20 1 2 .1U_0402_16V7K
<16> PCIE_ARX_DTX_N1 PCIE_ATX_C_DRX_N1 <16>
DDRAB_SMA13 AN34 M_ADD13 M_DATA12
B36 DDRAB_SDQ12
DDRAB_SMA14 L38 M_ADD14 M_DATA13
A37 DDRAB_SDQ13 N5
P_GPP_RXP2
J2 PCIE_ATX_DRX_P2 C17 1 2 .1U_0402_16V7K
<19> PCIE_ARX_DTX_P2 P_GPP_TXP2 PCIE_ATX_C_DRX_P2 <19>
DDRAB_SMA15 L35 M_ADD15 M_DATA14 B41 DDRAB_SDQ14 N4 P_GPP_RXN2 WLAN J1 PCIE_ATX_DRX_N2 C18 1 2 .1U_0402_16V7K
C40 <19> PCIE_ARX_DTX_N2 P_GPP_TXN2 PCIE_ATX_C_DRX_N2 <19>
M_DATA15 DDRAB_SDQ15
AJ38 M_BANK0 N10 P_GPP_RXP3 P_GPP_TXP3 H2
<10,11> DDRAB_SBS0# AG35 F40 +0.95VS N8 H1 +0.95VS
M_BANK1 M_DATA16 DDRAB_SDQ16 P_GPP_RXN3 P_GPP_TXN3
<10,11> DDRAB_SBS1# N34 F41
M_BANK2 M_DATA17 DDRAB_SDQ17
<10,11> DDRAB_SBS2#
M_DATA18 K40 DDRAB_SDQ18 1 2 P_TX_ZVDD_095 W8 P_TX_ZVDD_095 W7 P_RX_ZVDD_095 2 1
<10,11> DDRAB_SDM[7..0] B32 K41 P_RX_ZVDD_095
DDRAB_SDM0 M_DM0 M_DATA19 DDRAB_SDQ19 R404 R73
DDRAB_SDM1 B38 M_DM1 M_DATA20 E40 DDRAB_SDQ20 1.69K_0402_1% 1K_0402_1%
DDRAB_SDM2 G40 E41 DDRAB_SDQ21
M_DM2 M_DATA21
DDRAB_SDM3 N41 J40 DDRAB_SDQ22 L5 G2
M_DM3 M_DATA22 P_GFX_RXP0 P_GFX_TXP0
DDRAB_SDM4 AG40 M_DM4 M_DATA23 J41 DDRAB_SDQ23 L4 P_GFX_RXN0 P_GFX_TXN0 G1
DDRAB_SDM5 AN41
M_DM5
DDRAB_SDM6 AY40 M_DM6 M_DATA24 M41 DDRAB_SDQ24 J5 P_GFX_RXP1 P_GFX_TXP1 F2
DDRAB_SDM7 AY34 N40 DDRAB_SDQ25 J4 F1
M_DM7 M_DATA25 P_GFX_RXN1 P_GFX_TXN1
Y40 T41 DDRAB_SDQ26
M_DM8 M_DATA26
M_DATA27 U40 DDRAB_SDQ27 G5 P_GFX_RXP2 P_GFX_TXP2 E2
C C
B33 L40 DDRAB_SDQ28 G4 E1
<10,11> DDRAB_SDQS0 M_DQS_H0 M_DATA28 P_GFX_RXN2 P_GFX_TXN2
A33 M_DQS_L0 M_DATA29 M40 DDRAB_SDQ29
<10,11> DDRAB_SDQS0# B40 R40 D7 D2
M_DQS_H1 M_DATA30 DDRAB_SDQ30 P_GFX_RXP3 P_GFX_TXP3
<10,11> DDRAB_SDQS1 A40 T40 E7 D1
M_DQS_L1 M_DATA31 DDRAB_SDQ31 P_GFX_RXN3 P_GFX_TXN3
<10,11> DDRAB_SDQS1#
H41 M_DQS_H2
<10,11> DDRAB_SDQS2 H40 AF40
M_DQS_L2 M_DATA32 DDRAB_SDQ32
<10,11> DDRAB_SDQS2#
P41 M_DQS_H3 M_DATA33 AF41 DDRAB_SDQ33
<10,11> DDRAB_SDQS3 P40 AK40
M_DQS_L3 M_DATA34 DDRAB_SDQ34
<10,11> DDRAB_SDQS3# AH41 AK41
M_DQS_H4 M_DATA35 DDRAB_SDQ35 FT3_BGA_769P-T_A39
<10,11> DDRAB_SDQS4
AH40 M_DQS_L4 M_DATA36 AE40 DDRAB_SDQ36 Part Number =
<10,11> DDRAB_SDQS4# AP41 AE41
M_DQS_H5 M_DATA37 DDRAB_SDQ37
<10,11> DDRAB_SDQS5
AP40 M_DQS_L5 M_DATA38 AJ40 DDRAB_SDQ38
<10,11> DDRAB_SDQS5# BA40 AJ41
M_DQS_H6 M_DATA39 DDRAB_SDQ39
<10,11> DDRAB_SDQS6 AY41
<10,11> DDRAB_SDQS6# M_DQS_L6
AY33 M_DQS_H7 M_DATA40 AM41 DDRAB_SDQ40
<10,11> DDRAB_SDQS7 BA34 AN40 DDRAB_SDQ41
<10,11> DDRAB_SDQS7# M_DQS_L7 M_DATA41
AA40 M_DQS_H8 M_DATA42 AT41 DDRAB_SDQ42
Y41 AU40 DDRAB_SDQ43
M_DQS_L8 M_DATA43
AL40 DDRAB_SDQ44
M_DATA44
AC35 M_CLK_H0 M_DATA45 AM40 DDRAB_SDQ45
<10> DDRA_CLK0 AC34 AR40 DDRAB_SDQ46
<10> DDRA_CLK0# M_CLK_L0 M_DATA46
AA34 M_CLK_H1 M_DATA47 AT40 DDRAB_SDQ47
<10> DDRA_CLK1 AA32
<10> DDRA_CLK1# M_CLK_L1
B AE38 AV41 DDRAB_SDQ48 B
<11> DDRB_CLK0 M_CLK_H2 M_DATA48
AE37 M_CLK_L2 M_DATA49 AW40 DDRAB_SDQ49
<11> DDRB_CLK0# AA37 BA38 DDRAB_SDQ50
<11> DDRB_CLK1 M_CLK_H3 M_DATA50
AA38 M_CLK_L3 M_DATA51 AY37 DDRAB_SDQ51
<11> DDRB_CLK1# AU41 DDRAB_SDQ52
<10,11> MEM_MAB_RST#
G38
AE34
M_RESET_L
M_DATA52
M_DATA53
AV40 DDRAB_SDQ53
AY39 DDRAB_SDQ54
MEMORY VREF
<10,11> MEM_MAB_EVENT# M_EVENT_L M_DATA54
AY38 DDRAB_SDQ55
M_DATA55 +1.5V +MEM_VREF
L34 M0_CKE0
<10> DDRA_CKE0 J38 BA36
M0_CKE1 M_DATA56 DDRAB_SDQ56 RP2
<10> DDRA_CKE1 J37 AY35 1 8
M1_CKE0 M_DATA57 DDRAB_SDQ57
<11> DDRB_CKE0
J34 M1_CKE1 M_DATA58 BA32 DDRAB_SDQ58 2 7
<11> DDRB_CKE1 AY31 3 6
M_DATA59 DDRAB_SDQ59 MEM_MAB_EVENT#
AN38 M0_ODT0 M_DATA60 BA37 DDRAB_SDQ60 4 5 1 2
<10> DDRA_ODT0 AU38 AY36
M0_ODT1 M_DATA61 DDRAB_SDQ61
<10> DDRA_ODT1 AN37 BA33
M1_ODT0 M_DATA62 DDRAB_SDQ62 1K_0804_8P4R_1% C337 C163
<11> DDRB_ODT0
AR37 M1_ODT1 M_DATA63 AY32 DDRAB_SDQ63 1U_0402_6.3V6K .1U_0402_16V7K
<11> DDRB_ODT1 2 1
AJ34 M0_CS_L0 M_CHECK0 V41
<10> DDRA_SCS0# AR38 W40
<10> DDRA_SCS1# M0_CS_L1 M_CHECK1
AL38 AB40
<11> DDRB_SCS0# M1_CS_L0 M_CHECK2
AN35 M1_CS_L1 M_CHECK3 AC40
<11> DDRB_SCS1# U41
M_CHECK4
AJ37 M_RAS_L M_CHECK5 V40 M_ZVDDIO 1 2
<10,11> DDRAB_SRAS# AL34 AA41 +1.5V
A
M_CAS_L M_CHECK6 R74 A
<10,11> DDRAB_SCAS# AL35 AB41
M_WE_L M_CHECK7 39.2_0402_1%
<10,11> DDRAB_SWE#
AD40
+MEM_VREF
T33 APU_VREFDQ AC38
M_VREF
M_VREFDQ M_ZVDDIO_MEM_S AD41 Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2014/03/27 Deciphered Date 2016/03/27 Title
FT3_BGA_769P-T_A39
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
P05-FT3 MEMORY INTERFACE/PCIE
Part Number = AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size
Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 5 of 34
5 4 3 2 1
A B C D E
@
UAPU1C
DISPLAY/SVI2/JTAG/TEST
A9 TDP1_TXP0 DP_150_ZVSS B16 DP_150_ZVSS R401 1 2 150_0402_1%
<14> APU_DP1_P0
B9 TDP1_TXN0 DP_2K_ZVSS A21 DP_2K_ZVSS R400 1 2 2K_0402_1%
<14> APU_DP1_N0 B17
DP_BLON ENBKL <15>
A10 TDP1_TXP1 DP_DIGON A17
<14> APU_DP1_P1 B10 TDP1_TXN1 A18 ENVDD <12>
DP_VARY_BL
<14> APU_DP1_N1 INVTPWM <12>
HDMI
A11 TDP1_TXP2
<14> APU_DP1_P2 B11 TDP1_TXN2 D17
TDP1_AUXP
1 <14> APU_DP1_N2 HDMI_CLK <14> 1
TDP1_AUXN E17
A12 TDP1_TXP3 HDMI_DATA <14>
<14> APU_DP1_P3 B12 TDP1_TXN3 H19
TDP1_HPD
<14> APU_DP1_N3 HDMI_HPD <14>
A4 LTDP0_TXP0 LTDP0_AUXP D15
<12> EDP_TXP0 EDP_AUXP <12>
B4 LTDP0_TXN0 LTDP0_AUXN E15 RP23
<12> EDP_TXN0 EDP_AUXN <12> 1 8
DAC_RED
A5 LTDP0_TXP1 LTDP0_HPD H17 DAC_GRN 2 7
<12> EDP_TXP1 EDP_HPD <12>
B5 LTDP0_TXN1 DAC_BLU 3 6
<12> EDP_TXN1 B14 4 5
DAC_RED
DAC_RED <13>
eDP A6 LTDP0_TXP2
B6 LTDP0_TXN2 DAC_GREEN A14 150_0804_8P4R_1%
DAC_GRN <13>
CRT
A7 LTDP0_TXP3 DAC_BLUE B15
B7 LTDP0_TXN3 DAC_BLU <13>
+3VS
DAC_HSYNC G19
K15 DISP_CLKIN_H E19 DAC_HSYNC <13>
DAC_VSYNC R115 1 2 1K_0402_5%
DAC_VSYNC <13>
H15 DISP_CLKIN_L DAC_HSYNC R113 1 2 1K_0402_5%
DAC_SCL D19 NOTE: @
DAC_DDC_CLK <13>
R674 1 2 33_0402_5% APU_SVT_R G31 SVT DAC_SDA D21 DAC_HSYNC
<32> APU_SVT DAC_DDC_DATA <13>
R669 1 2 33_0402_5% APU_SVC_R D27 SVC
<32> APU_SVC
R670 1 2 33_0402_5% APU_SVD_R E29 SVD DAC_ZVSS A16 DAC_ZVSS R416 1 2 499_0402_1% PU FOR HDMI ENABLE
<32> APU_SVD PD FOR CUSTOMER (DNI)
2 2
B22 SIC THERMDA H27 APU_TEST4
<15> EC_SMB_CK2 T13
B21 SID THERMDC H29 APU_TEST5 T14 @
<15> EC_SMB_DA2 D25
DIECRACKMON RP7
APU_RST# B20 APU_RST_L BP0 A27 APU_TEST14 APU_TEST16 1 8
R117 1 RS@ 2 0_0402_5% LDT_RST# A20 LDT_RST_L BP1 B27 APU_TEST15 APU_TEST17 2 7
BP2 A26 APU_TEST16 APU_TEST14 3 6
APU_PWRGD B19 APU_PWROK BP3 B26 APU_TEST17 APU_TEST15 4 5
<32> APU_PWRGD +1.8VS
R118 1 RS@ 2 0_0402_5% LDT_PWRGD A19 LDT_PWROK PLLTEST1 B28 APU_TEST18
PLLTEST0 A28 APU_TEST19 1K_0804_8P4R_5%
R120 1 RS@ 2 0_0402_5% APU_PROCHOT# A22 PROCHOT_L BYPASSCLK_H B24 APU_TEST25_H R19 1 2 511_0402_1% +1.8VS
<15,32,7> PROCHOT# B18 ALERT_L A24 APU_TEST25_L 1 2 511_0402_1%
APU_ALERT# BYPASSCLK_L R18 @
PLLCHRZ_H AV35 APU_TEST28_H T4 RP3
APU_TDI D29 TDI PLLCHRZ_L AU35 APU_TEST28_L APU_TEST36 1 8
T5
APU_TDO D31 TDO M_TEST E33 APU_TEST31 APU_TEST37 2 7
T6
APU_TCK D35 TCK APU_TEST36 3 6
APU_TMS D33 TMS FREE_2 A29 APU_TEST34_L APU_TEST37 4 5
T7
APU_TRST# G27 TRST_L GIO_TSTDTM0_SERIALCLK H21 APU_TEST36
APU_DBRDY B25 DBRDY GIO_TSTDTM0_CLKINIT H25 APU_TEST37 1K_0804_8P4R_5%
APU_DBREQ# A25 DBREQ_L
USB_ATEST0 AJ10 APU_TEST42 T10 APU_TEST35 R114 1 @ 2 1K_0402_5%
D23 VDDCR_NB_SENSE USB_ATEST1 AJ8 APU_TEST43
<32> APU_VDDNB_SEN T8
G23 VDDCR_CPU_SENSE M_ANALOGIN R32 APU_TEST39 T9
<32> APU_VDD_SEN E25 N32
VDDIO_MEM_S_SENSE M_ANALOGOUT APU_TEST40
3 <32> APU_VDD_RUN_FB_L
E23 VSS_SENSE TMON_CAL AP29 APU_TEST41
T11
T12 +1.8VS
HDT+ 3
4
PU +1.8VS @ +1.8VS 4
RP5 SAMTE_ASP-136446-07-B
APU_SVT_R 1 8
APU_SVC_R 2 7
APU_SVD_R 3 6 Security Classification Compal Secret Data Compal Electronics, Inc.
4 5 2014/03/27 2016/03/27 Title
Issued Date Deciphered Date
1K_0804_8P4R_5%
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
FT3 DISP/MISC/HDT
APU_RST# R80 1 2 300_0402_5%
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size
Document Number Rev
APU_PWRGD R82 1 2 300_0402_5% B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 6 of 34
A B C D E
A B C D E
1 2 @
C615 150P_0402_50V8J UAPU1D
ACPI/SD/AZ/GPIO/RTC/MISC
R602 1 2 33_0402_5% LPC_RST_A# AY4 LPC_RST_L SD_PW R_CTRL BA23
<15,20> LPC_RST#
R907 1 2 33_0402_5% APU_PCIE_RST#_R AY9 PCIE_RST_L SD_CLK/GPIO73 AY22
<16,19> APU_PCIE_RST#
1 2 EC_RSMRST#_R AY5 RSMRST_L SD_CMD/GPIO74 AY23
C912 150P_0402_50V8J SD_CD/GPIO75 AY20
BA8 PW R_BTN_L SD_W P/GPIO76 BA20
<15> PBTN_OUT#
AM19 PW R_GOOD
<15> SYS_PW RGD_EC
T16 AY7 SYS_RESET_L/GEVENT19_L SD_DATA0/GPIO77 BA22
APU_PCIE_W AKE# AW11 W AKE_L/GEVENT8_L SD_DATA1/GPIO78 AY21
<16> APU_PCIE_W AKE#
SD_DATA2/GPIO79 AY24
1 AY3 SLP_S3_L SD_DATA3/GPIO80 BA24 1
<15> SLP_S3#
BA5 SLP_S5_L
<15> SLP_S5#
SD_LED/GPIO45 AY25
R40 1 2 15K_0402_5% APU_TEST0 AU13 TEST0
R41 1 2 15K_0402_5% APU_TEST1 AY10 TEST1/TMS SCL0/GPIO43 AU25 APU_SCLK0
APU_SCLK0 <10,11,19>
R42 1 2 15K_0402_5% APU_TEST2 AY6 TEST2 SDA0/GPIO47 AV25 APU_SDATA0
APU_SDATA0 <10,11,19>
AR23 KBRST_L SCL1/GPIO227 AY11 APU_SCLK1
<15> KBRST# APU_SCLK1 <22>
AR31 BA11 APU_SDATA1
<15> GATEA20
AN5
GA20IN/GEVENT0_L SDA1/GPIO228 APU_SDATA1 <22> PU at T/P side
<15> EC_SCI# LPC_PME_L/GEVENT3_L
AL7 LPC_SMI_L/GEVENT23_L GPIO49 AP27 R691 1 2 10K_0402_5%
<15> EC_SMI#
GPIO50 AY28
GPIO51 BA28 R692 1 2 10K_0402_5%
AP15 AC_PRES/IR_RX0/GEVENT16_L GPIO55 AV23
DEVSLP0 <20>
AV13 IR_TX0/GEVENT21_L GPIO57 AP21
BA9 IR_TX1/GEVENT6_L GPIO58 BA26
BA10 IR_RX1/GEVENT20_L GPIO59 AV19
AV15 IR_LED_L/LLB_L/GPIO184 GPIO64 AY27
SPKR/GPIO66 BA27
APU_SPKR <18>
AU29 CLK_REQ0_L/SATA_IS0_L/SATA_ZP0_L/GPIO60 GPIO68 AU21
LAN_CLKREQ# AW29 CLK_REQ1_L/GPIO61 GPIO69 AY26
<16> LAN_CLKREQ#
W LAN_CLKREQ# AR27 CLK_REQ2_L/GPIO62 GPIO70 AV21
<19> W LAN_CLKREQ#
AV27 CLK_REQ3_L/SATA_IS1_L/SATA_ZP1_L/GPIO63 GPIO71 AM21 APU_GPIO71 R661 1 @ 2 0_0402_5%
PROCHOT# <15,32,6>
T21 AY29 CLK_REQG_L/GPIO65/OSCIN GPIO174 BA3 APU_GPIO174 R686 1 2 10K_0402_5%
FT3_BGA_769P-T_A39
STRAPS OF APU
EMI@ Part Number =
RP13
1 8 HDA_RST#
LPC_FRAME# LPC_CLK0_EC LPC_CLK1 GEVENT2_L RTC_CLK
<18> HDA_RST#_AUDIO
2 7 HDA_SYNC
<18> HDA_SYNC_AUDIO
3 6 HDA_SDOUT SPI ROM BOOT FAIL TIMER CLKGEN 1.8V SPI ROM NORMAL POWR
<18> HDA_SDOUT_AUDIO
<18> HDA_BITCLK_AUDIO
4 5 HDA_BITCLK
33_0804_8P4R_5%
H (DEFAULT) ENABLED ENABLE
(DEFAULT)
UP/RESET TIMING
(DEFAULT)
+3VALW
3 3
+1.8VALW BOOT FAIL TIMER CLKGEN 3.3V SPI ROM FAST POWER
R901
R905
R906
1
1
1
@
@
2
2
2
100K_0402_5%
100K_0402_5%
100K_0402_5%
APU_PCIE_W AKE#
USB_OC0#
USB_OC1#
L LPC ROM DISABLED
(DEFAULT)
DISABLED (DEFAULT) UP/RESET TIMING
FOR SIMULATION
2
+3VS
1
1 2 EC_RSMRST#_R
<15> EC_RSMRST#
1
R676 1 2 2.2K_0402_5% APU_SCLK0 D3
R677 1 2 2.2K_0402_5% APU_SDATA0 RB751V-40 SOD-323 @ @
R902 R904 R925 R928 R949
RB751 Max Vf=0.37V 10K_0402_5% 10K_0402_5% 10K_0402_5% 10K_0402_5% 10K_0402_5%
R684 1 @ 2 10K_0402_5% HDA_BITCLK SYS_PW RGD_EC
2
R688 1 @ 2 10K_0402_5% HDA_SDIN0
<15,20,8> LPC_FRAME#
<15,8> LPC_CLK0_EC
1 1 2 <20,8> LPC_CLK1
C209 C212 C948 GEVENT2#
32.768KMHz CRYSTAL 1U_0402_6.3V6K
2 2
1U_0402_6.3V6K
1
.1U_0402_16V7K
RTC_CLK
@ESD@
32K_X1
1
1
@ @ @
SJ100001K00 Y3 R903 R926 R927 R929 R950
4 32.768KHZ_12.5PF_CM31532768DZFT 2K_0402_5% 2K_0402_5% 2K_0402_5% 2K_0402_5% 2.2K_0402_5% 4
2
2
2 1 32K_X2
R914
20M_0402_5%
1 1
C686 C682 Security Classification Compal Secret Data Compal Electronics, Inc.
18P_0402_50V8J 18P_0402_50V8J 2014/03/27 2016/03/27 Title
2 2 Issued Date Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
FT3 GPIO/AZ/MISC/STRAPS
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Custom 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 7 of 34
A B C D E
A B C D E
@
UAPU1E
CLK/SATA/USB/SPI/LPC
BA14 W4
<20> SATA_FTX_DRX_P0 SATA_TX0P USBCLK/14M_25M_48M_OSC
AY14 SATA_TX0N
<20> SATA_FTX_DRX_N0
USB_ZVSS AG4 USB_ZVSS R641 1 2 11.8K_0402_1%
HDD BA16 SATA_RX0N
<20> SATA_FRX_DTX_N0 AY16 AL4
<20> SATA_FRX_DTX_P0 SATA_RX0P USB_HSD0P USB20_P0 <21>
AL5 USB/B port 0
USB_HSD0N USB20_N0 <21>
AY19 SATA_TX1P
<20> SATA_FTX_DRX_P1 BA19 AJ4
1 <20> SATA_FTX_DRX_N1 SATA_TX1N USB_HSD1P USB20_P1 <21> 1
ODD USB_HSD1N AJ5 USB/B port 1 Port 0-3 USB OHCI1 ( Dev 12 Func 0 )
AY17 USB20_N1 <21>
<20> SATA_FRX_DTX_N1 SATA_RX1N EHCI1 ( Dev 12 Func 2 )
BA17 AG7
<20> SATA_FRX_DTX_P1 SATA_RX1P USB_HSD2P USB20_P2 <19>
USB_HSD2N AG8 WLAN/BT combo
2 1 1K_0402_1% SATA_ZVSS AR19 USB20_N2 <19>
R90 SATA_ZVSS
+0.95VS R96 2 1 1K_0402_1% SATA_ZVDD AP19 SATA_ZVDD_095 USB_HSD3P AG1
AG2 USB20_P3 <12>
USB_HSD3N USB20_N3 <12> CAMERA
APU_SPI_CLK1 2 1 2
Y1 R617 @EMI@ C636 @EMI@
4 48MHZ_8PF_X3S048000D81H-W 10_0402_5% 10P_0402_50V8J 4
Part Number = SJ10000AF00
3
3 4
4 Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2014/03/27 Deciphered Date 2016/03/27 Title
1
C794 C795
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
FT3 SATA/CLK/USB/SPI
6.8P_0402_50V8C 6.8P_0402_50V8C AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size
Document Number Rev
2
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Friday, March 28, 2014 Sheet 8 of 34
A B C D E
A B C D E
C179
C180
C181
C182
C183
C184
C186
C187
C188
C189
C190
1 1 1 1 1 1 1 1 1 1 1
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
180P_0402_50V8J
2 2 2 2 2 2 2 2 2 2 2
1 1
C201
C202
C192
C191
C193
C194
C195
C197
C249
C257
C252
C253
+1.5V
1 1 1 1 1 1 1 1 1 1 1 1 1
3A
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
180P_0402_50V8J
1U_0402_6.3V6K
180P_0402_50V8J
1U_0402_6.3V6K
1U_0402_6.3V6K
2 2 2 2 2 2 2 2 2 2 2 2 2 @ @ @
UAPU1F UAPU1G UAPU1H
POWER GND GND
J35 VDDIO_MEM_S_1 VDDCR_CPU_1 L21 +APU_CORE A8 VSS_1 VSS_63 J3 W29 VSS_125 VSS_187 AL39
L32 L23 A13 J7 W39 AL41
VDDIO_MEM_S_2 VDDCR_CPU_2 VSS_2 VSS_64 VSS_126 VSS_188
L37 L25 A23 J8 W41 AM11
VDDIO_MEM_S_3 VDDCR_CPU_3 VSS_3 VSS_65 VSS_127 VSS_189
N35 VDDIO_MEM_S_4 VDDCR_CPU_4 L27 A31 VSS_4 VSS_66 J39 Y1 VSS_128 VSS_190 AM27
2
R31 L29 A35 K11 Y2 AM31
VDDIO_MEM_S_5 VDDCR_CPU_5 VSS_5 VSS_67 VSS_129 VSS_191
R37 N21 R119 A39 K13 AA3 AN3
VDD_33 VDD_33_ALW U32
VDDIO_MEM_S_6 VDDCR_CPU_6
N23 0_0402_5% B8
VSS_6 VSS_68
K17 AA7
VSS_130 VSS_192
AN7
VDDIO_MEM_S_7 VDDCR_CPU_7 VSS_7 VSS_69 VSS_131 VSS_193
U35 N27 RS@ B13 K19 AA8 AN39
VDDIO_MEM_S_8 VDDCR_CPU_8 VSS_8 VSS_70 VSS_132 VSS_194
W31 VDDIO_MEM_S_9 VDDCR_CPU_9 R21 B23 VSS_9 VSS_71 K21 AA11 VSS_133 VSS_195 AP31
1
VDDIO_AZ_ALW W32 R23 B31 K23 AA15 AR3
+1.5V/+1.5VS OF APU (Could be S0 or S5 power rail) W37
AA31
VDDIO_MEM_S_10
VDDIO_MEM_S_11
VDDCR_CPU_10
VDDCR_CPU_11 R27
U21
B39
C1
VSS_10
VSS_11
VSS_72
VSS_73 K25
K27
AA19
AA25
VSS_134
VSS_135
VSS_196
VSS_197 AR13
AR17
VDDIO_MEM_S_12 VDDCR_CPU_12 VSS_12 VSS_74 VSS_136 VSS_198
PLANE SPLIT AA35 U23 C2 K29 AA29 AR21
+1.5V +1.5VS VDDIO_MEM_S_13 VDDCR_CPU_13 VSS_13 VSS_75 VSS_137 VSS_199
AC32 U27 C5 K31 AA39 AR25
2
VDDIO_MEM_S AC37
VDDIO_MEM_S_14 VDDCR_CPU_14
W21 C7
VSS_14 VSS_76
L3 AC3
VSS_138 VSS_200
AR29
2
VDDIO_MEM_S_15 VDDCR_CPU_15 VSS_15 VSS_77 VSS_139 VSS_201
AE31 VDDIO_MEM_S_16 VDDCR_CPU_16 W23 C9 VSS_16 VSS_78 L7 AC7 VSS_140 VSS_202 AR39
AE35 W27 C11 L8 AC11 AR41
VDDIO_MEM_S_17 VDDCR_CPU_17 VSS_17 VSS_79 VSS_141 VSS_203
C924
C925
C949
C923
C926
C927
C928
C929
C931
C930
C932
C211
C210
C208
C207
C230
C231
C258
C259
C161
C232
C254
C255
C256
AG32 AA21 C13 L10 AC15 AU1
VDDIO_MEM_S_18 VDDCR_CPU_18 VSS_18 VSS_80 VSS_142 VSS_204
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 AG37 VDDIO_MEM_S_19 VDDCR_CPU_19 AA23 C15 VSS_19 VSS_81 L11 AC19 VSS_143 VSS_205 AU2
AJ35 AA27 C17 L15 AC25 AU3
VDDIO_MEM_S_20 VDDCR_CPU_20 VSS_20 VSS_82 VSS_144 VSS_206
AL32 VDDIO_MEM_S_21 VDDCR_CPU_21 AC21 C19 VSS_21 VSS_83 L19 AC29 VSS_145 VSS_207 AU15
10U_0603_6.3V6M
10U_0603_6.3V6M
10U_0603_6.3V6M
1U_0402_6.3V6K
.1U_0402_16V7K
1U_0402_6.3V6K
.1U_0402_16V7K
.1U_0402_16V7K
1U_0402_6.3V6K
.1U_0402_16V7K
1U_0402_6.3V6K
180P_0402_50V8J
180P_0402_50V8J
180P_0402_50V8J
180P_0402_50V8J
180P_0402_50V8J
180P_0402_50V8J
180P_0402_50V8J
180P_0402_50V8J
4.7U_0603_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
180P_0402_50V8J
AL37 AC23 C21 L31 AC31 AU19
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 VDDIO_MEM_S_22 VDDCR_CPU_22 VSS_22 VSS_84 VSS_146 VSS_208
AR35 AC27 C23 L39 AC39 AU23
VDDIO_MEM_S_23 VDDCR_CPU_23 VSS_23 VSS_85 VSS_147 VSS_209
VDDCR_CPU_24 AE21 C25 VSS_24 VSS_86 L41 AC41 VSS_148 VSS_210 AU27
AE23 C27 M1 AE3 AU39
VDDCR_CPU_25 VSS_25 VSS_87 VSS_149 VSS_211
VDDCR_CPU_26 AE27 C29 VSS_26 VSS_88 M2 AE7 VSS_150 VSS_212 AV9
C31 N3 AE25 AW3
VSS_27 VSS_89 VSS_151 VSS_213
VDDCR_NB_1 L13 C33 N7 AE29 AW7
+APU_CORE_NB VSS_28 VSS_90 VSS_152 VSS_214
VDDCR_NB_2 L17 C35 VSS_29 VSS_91 N15 AE32 VSS_153 VSS_215 AW13
VDDCR_NB_3 N11 C37 N19 AE39 AW15
VSS_30 VSS_92 VSS_154 VSS_216
@ @ @ @ @ VDDCR_NB_4 N13 C39 VSS_31 VSS_93 N25 AG3 VSS_155 VSS_217 AW17
VDDCR_NB_5 N17 C41 N29 AG5 AW19
VSS_32 VSS_94 VSS_156 VSS_218
VDDCR_NB_6 R11 D9 N31 AG10 AW21
VSS_33 VSS_95 VSS_157 VSS_219
VDDCR_NB_7 R13 D11 VSS_34 VSS_96 N39 AG11 VSS_158 VSS_220 AW23
VDDCR_NB_8 R17 D13 P1 AG13 AW25
VSS_35 VSS_97 VSS_159 VSS_221
U13 E3 P2 AG15 AW27
+0.95VALW/+0.95VS OF APU +1.8VALW/+1.8VS OF APU VDDCR_NB_9
VDDCR_NB_10
U17
W13
E4
E9
VSS_36
VSS_37
VSS_98
VSS_99
R3
R7
AG19
AG25
VSS_160
VSS_161
VSS_222
VSS_223
AW31
AW33
VDDCR_NB_11 VSS_38 VSS_100 VSS_162 VSS_224
W17 E11 R15 AG29 AW35
+0.95VS VDD_095 +1.8VS VDD_18 VDDCR_NB_12
AA13 E13
VSS_39 VSS_101
R19 AG31
VSS_163 VSS_225
AW37
VDDCR_NB_13 VSS_40 VSS_102 VSS_164 VSS_226
VDDCR_NB_14 AA17 E27 VSS_41 VSS_103 R25 AG39 VSS_165 VSS_227 AW39
AC13 E31 R29 AG41 AW41
VDDCR_NB_15 VSS_42 VSS_104 VSS_166 VSS_228
AC17 E35 R39 AH1 AY13
VDDCR_NB_16 VSS_43 VSS_105 VSS_167 VSS_229
C935
C934
C198
C199
C205
C204
C206
C260
C213
C933
C236
C237
C238
C239
C240
C233
VDDCR_NB_17 AE15 E38 VSS_44 VSS_106 R41 AH2 VSS_168 VSS_230 AY15
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 2 AE17 E39 U1 AJ3 AY18
VDDCR_NB_18 VSS_45 VSS_107 VSS_169 VSS_231
VDDCR_NB_19 AE19 G3 VSS_46 VSS_108 U2 AJ7 VSS_170 VSS_232 AY30
C946 C947 AG17 G7 U3 AJ15 BA2
VDDCR_NB_20 VSS_47 VSS_109 VSS_171 VSS_233
10U_0603_6.3V6M
10U_0603_6.3V6M
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
180P_0402_50V8J
10U_0603_6.3V6M
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
180P_0402_50V8J
C938
C216
C214
C221
C218
C220
C219
C217
C222
C244
C250
C246
C248
C245
1 1 1 1 1 1 1 1 1 1 AL21
VDD_095_5
1 1 1 1 1 1 +0.95VALW AE11 VDD_095_ALW_1 VDD_095_6 AL23
AE13 AL27 FT3_BGA_769P-T_A39 FT3_BGA_769P-T_A39
VDD_095_ALW_2 VDD_095_7
10U_0603_6.3V6M
10U_0603_6.3V6M
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
180P_0402_50V8J
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
180P_0402_50V8J
AJ13 AM25
2 2 2 2 2 2 VDD_095_ALW_4 VDD_095_9
VDD_095_GFX_1 U10
VDD_095_GFX_2 W10
+RTC_APU_R +RTC_APU_R AN4 VDDBT_RTC_G VDD_095_GFX_3 AA10
@ @ @ FT3_BGA_769P-T_A39
Part Number =
VDD_095_USB3_DUAL
VDD_095_ALW
VDD_18_ALW
VDDBT_RTC_G
+RTC_APU
1
1
2
for Clear CMOS
.1U_0402_16V7K
1000P_0402_50V7K
DDRAB_SDQ0 5 VSS2 DQ4 6 DDRAB_SDQ5
2 1 DQ0 DQ5
DDRAB_SDQ1 7 8
C176
C142
9 DQ1 VSS3 10 DDRAB_SDQS0#
VSS4 DQS#0 DDRAB_SDQS0# <11,5>
DDRAB_SDM0 11 12 DDRAB_SDQS0
1 2 13 DM0 DQS0 14 DDRAB_SDQS0 <11,5>
DDRAB_SDQ2 15 VSS5 VSS6 16 DDRAB_SDQ6
DDRAB_SDQ3 17 DQ2 DQ6 18 DDRAB_SDQ7
19 DQ3 DQ7 20
DDRAB_SDQ8 21 VSS7 VSS8 22 DDRAB_SDQ12
DDRAB_SDQ9 23 DQ8 DQ12 24 DDRAB_SDQ13
1
DDRAB_SDQS1#
25
27
DQ9
VSS9
DQ13
VSS10
26
28 DDRAB_SDM1
+1.5V/+0.75VS OF DIMM1 1
<11,5> DDRAB_SDQS1# 29 DQS#1 DM1 30
DDRAB_SDQS1 MEM_MAB_RST#
<11,5> DDRAB_SDQS1 DQS1 RESET# MEM_MAB_RST# <11,5>
31 32 +1.5V +0.75VS
DDRAB_SDQ10 33 VSS11 VSS12 34 DDRAB_SDQ14
DDRAB_SDQ11 35 DQ10 DQ14 36 DDRAB_SDQ15
37 DQ11 DQ15 38
VSS13 VSS14
C114
C115
C116
C117
C118
C119
C120
C121
C122
C123
C129
C128
C126
C127
DDRAB_SDQ16 39 40 DDRAB_SDQ20
DQ16 DQ20
@ESD@
@ESD@
DDRAB_SDQ17 41 42 DDRAB_SDQ21 1 1 1 1 1 1 1 1 1 1 1 1 1 1
43 DQ17 DQ21 44
DDRAB_SDQS2# 45 VSS15 VSS16 46 DDRAB_SDM2
<11,5> DDRAB_SDQS2# DQS#2 DM2
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
4.7U_0603_6.3V6K
DDRAB_SDQS2 47 48
<11,5> DDRAB_SDQS2 49 DQS2 VSS17 50 2 2 2 2 2 2 2 2 2 2 2 2 2 2
DDRAB_SDQ22
DDRAB_SDQ18 51 VSS18 DQ22 52 DDRAB_SDQ23
DDRAB_SDQ19 53 DQ18 DQ23 54
55 DQ19 VSS19 56 DDRAB_SDQ28
DDRAB_SDQ24 57 VSS20 DQ28 58 DDRAB_SDQ29
DDRAB_SDQ25 59 DQ24 DQ29 60
61 DQ25 VSS21 62 DDRAB_SDQS3#
63 VSS22 DQS#3 64 DDRAB_SDQS3# <11,5>
DDRAB_SDM3 DDRAB_SDQS3 @ @ @ @ @ @
DM3 DQS3 DDRAB_SDQS3 <11,5>
65 66
DDRAB_SDQ26 67 VSS23 VSS24 68 DDRAB_SDQ30
DDRAB_SDQ27 69 DQ26 DQ30 70 DDRAB_SDQ31
71 DQ27 DQ31 72
VSS25 VSS26
DDRA_CKE0 73 74 DDRA_CKE1
<5> DDRA_CKE0 CKE0 CKE1 DDRA_CKE1 <5>
75 76
77 VDD1 VDD2 78 DDRAB_SMA15
DDRAB_SBS2# 79 NC1 A15 80 DDRAB_SMA14
<11,5> DDRAB_SBS2# BA2 A14
81 82
DDRAB_SMA12 83 VDD3 VDD4 84 DDRAB_SMA11
DDRAB_SMA9 85 A12/BC# A11 86 DDRAB_SMA7
87 A9 A7 88
DDRAB_SMA8 89 VDD5 VDD6 90 DDRAB_SMA6
DDRAB_SMA5 91 A8 A6 92 DDRAB_SMA4
93 A5 A4 94
DDRAB_SMA3 95 VDD7 VDD8 96 DDRAB_SMA2
2
DDRAB_SMA1 97
99
A3
A1
A2
A0
98
100
DDRAB_SMA0 VREF for DIMM1,2 2
.1U_0402_16V7K
1000P_0402_50V7K
C167
DDRAB_SDQS4# 135 VSS29 VSS30 136 DDRAB_SDM4 MEM_MAB_RST# 1 2
<11,5> DDRAB_SDQS4# 137 DQS#4 DM4 138
DDRAB_SDQS4 C1274 @ESD@
<11,5> DDRAB_SDQS4 DQS4 VSS31 2 1
139 140 DDRAB_SDQ38 100P_0402_50V8J
DDRAB_SDQ34 141 VSS32 DQ38 142 DDRAB_SDQ39
DDRAB_SDQ35 143 DQ34 DQ39 144
145 DQ35 VSS33 146 DDRAB_SDQ44
DDRAB_SDQ40 147 VSS34 DQ44 148 DDRAB_SDQ45
DDRAB_SDQ41 149 DQ40 DQ45 150
151 DQ41 VSS35 152 DDRAB_SDQS5#
153 VSS36 DQS#5 154 DDRAB_SDQS5# <11,5>
DDRAB_SDM5 DDRAB_SDQS5
DM5 DQS5 DDRAB_SDQS5 <11,5>
155 156
DDRAB_SDQ42 157 VSS37 VSS38 158 DDRAB_SDQ46
DDRAB_SDQ43 159 DQ42 DQ46 160 DDRAB_SDQ47
161 DQ43 DQ47 162
DDRAB_SDQ48 163 VSS39 VSS40 164 DDRAB_SDQ52
DDRAB_SDQ49 165 DQ48 DQ52 166 DDRAB_SDQ53
167 DQ49 DQ53 168
DDRAB_SDQS6# 169 VSS41 VSS42 170 DDRAB_SDM6
3 <11,5> DDRAB_SDQS6# DQS#6 DM6 3
DDRAB_SDQS6 171 172
<11,5> DDRAB_SDQS6 173 DQS6 VSS43 174 DDRAB_SDQ54
DDRAB_SDQ50 175 VSS44 DQ54 176 DDRAB_SDQ55
DDRAB_SDQ51 177 DQ50 DQ55 178
179 DQ51 VSS45 180 DDRAB_SDQ60
DDRAB_SDQ56 181 VSS46 DQ60 182 DDRAB_SDQ61
DDRAB_SDQ57 183 DQ56 DQ61 184
185 DQ57 VSS47 186 DDRAB_SDQS7#
187 VSS48 DQS#7 188 DDRAB_SDQS7# <11,5>
DDRAB_SDM7 DDRAB_SDQS7
DM7 DQS7 DDRAB_SDQS7 <11,5>
189 190
DDRAB_SDQ58 191 VSS49 VSS50 192 DDRAB_SDQ62
DDRAB_SDQ59 193 DQ58 DQ62 194 DDRAB_SDQ63
195 DQ59 DQ63 196
197 VSS51 VSS52 198 MEM_MAB_EVENT#
<Address: 00> 199 SA0 EVENT# 200
MEM_MAB_EVENT# <11,5>
+3VS VDDSPD SDA APU_SDATA0 <11,19,7>
1 2 2 201 202
203 SA1 SCL 204 APU_SCLK0 <11,19,7>
VTT1 VTT2 +0.75VS
C136 C944 @ESD@ C945 @ESD@
.1U_0402_16V7K .1U_0402_16V7K .1U_0402_16V7K 205 206
2 1 1 G1 G2
FOX_AS0A621-U4R6-7H
CONN@
SP07000J510
4 4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DDR3 SODIMM-I Socket
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
C 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 10 of 34
A B C D E
A B C D E
15mil JDIMM2
1 2
3 VREF_DQ VSS1 4 DDRAB_SDQ4 DDRAB_SDQ[0..63]
DDRAB_SDQ0 5 VSS2 DQ4 6 DDRAB_SDQ5 DDRAB_SDQ[0..63] <10,5>
.1U_0402_16V7K
1000P_0402_50V7K
DDRAB_SDQ1 7 DQ0 DQ5 8 DDRAB_SDM[0..7]
2 1 DQ1 VSS3 DDRAB_SDM[0..7] <10,5>
9 10 DDRAB_SDQS0#
C177
C143
VSS4 DQS#0 DDRAB_SDQS0# <10,5> DDRAB_SMA[0..15]
DDRAB_SDM0 11 12 DDRAB_SDQS0 DDRAB_SMA[0..15] <10,5>
13 DM0 DQS0 14 DDRAB_SDQS0 <10,5>
1 2 DDRAB_SDQ2 15 VSS5 VSS6 16 DDRAB_SDQ6
DDRAB_SDQ3 17 DQ2 DQ6 18 DDRAB_SDQ7
19 DQ3 DQ7 20
DDRAB_SDQ8 21 VSS7 VSS8 22 DDRAB_SDQ12
DDRAB_SDQ9 23 DQ8 DQ12 24 DDRAB_SDQ13
25 DQ9 DQ13 26
1
DDRAB_SDQS1# 27 VSS9 VSS10 28 DDRAB_SDM1 1
<10,5> DDRAB_SDQS1# 29 DQS#1 DM1 30
DDRAB_SDQS1 MEM_MAB_RST#
<10,5> DDRAB_SDQS1 DQS1 RESET# MEM_MAB_RST# <10,5>
31 32
DDRAB_SDQ10 33 VSS11
DQ10
VSS12
DQ14
34 DDRAB_SDQ14 +1.5V/+0.75VS OF DIMM2
DDRAB_SDQ11 35 36 DDRAB_SDQ15
37 DQ11 DQ15 38
DDRAB_SDQ16 39 VSS13 VSS14 40 DDRAB_SDQ20 +1.5V +0.75VS +1.5V
DDRAB_SDQ17 41 DQ16 DQ20 42 DDRAB_SDQ21
43 DQ17 DQ21 44
DDRAB_SDQS2# 45 VSS15 VSS16 46 DDRAB_SDM2
220U_6.3V_M
<10,5> DDRAB_SDQS2# DQS#2 DM2 1
C133
C155
C132
C162
C165
C168
C169
C170
C171
C172
C175
C158
DDRAB_SDQS2 47 48
<10,5> DDRAB_SDQS2 49 DQS2 VSS17 50 +
DDRAB_SDQ22
C644
VSS18 DQ22 1 1 1 1 1 1 1 1 1 1 1 1
DDRAB_SDQ18 51 52 DDRAB_SDQ23
DDRAB_SDQ19 53 DQ18 DQ23 54
DQ19 VSS19 2
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
.1U_0402_16V7K
4.7U_0603_6.3V6K
55 56 DDRAB_SDQ28
DDRAB_SDQ24 57 VSS20 DQ28 58 DDRAB_SDQ29 2 2 2 2 2 2 2 2 2 2 2 2
DDRAB_SDQ25 59 DQ24 DQ29 60
61 DQ25 VSS21 62 DDRAB_SDQS3#
63 VSS22 DQS#3 64 DDRAB_SDQS3# <10,5>
DDRAB_SDM3 DDRAB_SDQS3
DM3 DQS3 DDRAB_SDQS3 <10,5>
65 66
DDRAB_SDQ26 67 VSS23 VSS24 68 DDRAB_SDQ30
DDRAB_SDQ27 69 DQ26 DQ30 70 DDRAB_SDQ31
71 DQ27 DQ31 72 @ @ @ @
VSS25 VSS26
DDRB_CKE0 73 74 DDRB_CKE1
<5> DDRB_CKE0 CKE0 CKE1 DDRB_CKE1 <5>
75 76 MEM_MAB_RST# 1 2
77 VDD1 VDD2 78 DDRAB_SMA15 C1275 @ESD@
DDRAB_SBS2# 79 NC1 A15 80 DDRAB_SMA14 100P_0402_50V8J
<10,5> DDRAB_SBS2# BA2 A14
81 82
DDRAB_SMA12 83 VDD3 VDD4 84 DDRAB_SMA11
DDRAB_SMA9 85 A12/BC# A11 86 DDRAB_SMA7
87 A9 A7 88
DDRAB_SMA8 89 VDD5 VDD6 90 DDRAB_SMA6
DDRAB_SMA5 91 A8 A6 92 DDRAB_SMA4
93 A5 A4 94
DDRAB_SMA3 95 VDD7 VDD8 96 DDRAB_SMA2
2 2
DDRAB_SMA1 97 A3 A2 98 DDRAB_SMA0
99 A1 A0 100
DDRB_CLK0 101 VDD9 VDD10 102 DDRB_CLK1
<5> DDRB_CLK0 103 CK0 CK1 104 DDRB_CLK1 <5>
DDRB_CLK0# DDRB_CLK1#
<5> DDRB_CLK0# CK0# CK1# DDRB_CLK1# <5>
105 106
DDRAB_SMA10 107 VDD11 VDD12 108 DDRAB_SBS1#
A10/AP BA1 DDRAB_SBS1# <10,5>
DDRAB_SBS0# 109 110 DDRAB_SRAS#
<10,5> DDRAB_SBS0# BA0 RAS# DDRAB_SRAS# <10,5>
111 112
DDRAB_SWE# 113 VDD13 VDD14 114 DDRB_SCS0#
<10,5> DDRAB_SWE# WE# S0# DDRB_SCS0# <5>
DDRAB_SCAS# 115 116 DDRB_ODT0
<10,5> DDRAB_SCAS# 117 CAS# ODT0 118 DDRB_ODT0 <5>
DDRAB_SMA13 119 VDD15 VDD16 120 DDRB_ODT1
A13 ODT1 DDRB_ODT1 <5>
DDRB_SCS1# 121 122 15mil
<5> DDRB_SCS1# 123 S1# NC2 124
125 VDD17 VDD18 126
NCTEST VREF_CA +VREF_CA
127 128
.1U_0402_16V7K
1000P_0402_50V7K
DDRAB_SDQ32 129 VSS27 VSS28 130 DDRAB_SDQ36
DQ32 DQ36 1 2
DDRAB_SDQ33 131 132 DDRAB_SDQ37
C139
C174
133 DQ33 DQ37 134
DDRAB_SDQS4# 135 VSS29 VSS30 136 DDRAB_SDM4
<10,5> DDRAB_SDQS4# 137 DQS#4 DM4 138 2 1
DDRAB_SDQS4
<10,5> DDRAB_SDQS4 DQS4 VSS31
139 140 DDRAB_SDQ38
DDRAB_SDQ34 141 VSS32 DQ38 142 DDRAB_SDQ39
DDRAB_SDQ35 143 DQ34 DQ39 144
145 DQ35 VSS33 146 DDRAB_SDQ44
DDRAB_SDQ40 147 VSS34 DQ44 148 DDRAB_SDQ45
DDRAB_SDQ41 149 DQ40 DQ45 150
151 DQ41 VSS35 152 DDRAB_SDQS5#
153 VSS36 DQS#5 154 DDRAB_SDQS5# <10,5>
DDRAB_SDM5 DDRAB_SDQS5
DM5 DQS5 DDRAB_SDQS5 <10,5>
155 156
DDRAB_SDQ42 157 VSS37 VSS38 158 DDRAB_SDQ46
DDRAB_SDQ43 159 DQ42 DQ46 160 DDRAB_SDQ47
161 DQ43 DQ47 162
DDRAB_SDQ48 163 VSS39 VSS40 164 DDRAB_SDQ52
DDRAB_SDQ49 165 DQ48 DQ52 166 DDRAB_SDQ53
167 DQ49 DQ53 168
DDRAB_SDQS6# 169 VSS41 VSS42 170 DDRAB_SDM6
3 <10,5> DDRAB_SDQS6# DQS#6 DM6 3
DDRAB_SDQS6 171 172
<10,5> DDRAB_SDQS6 173 DQS6 VSS43 174 DDRAB_SDQ54
DDRAB_SDQ50 175 VSS44 DQ54 176 DDRAB_SDQ55
DDRAB_SDQ51 177 DQ50 DQ55 178
179 DQ51 VSS45 180 DDRAB_SDQ60
DDRAB_SDQ56 181 VSS46 DQ60 182 DDRAB_SDQ61
DDRAB_SDQ57 183 DQ56 DQ61 184
185 DQ57 VSS47 186 DDRAB_SDQS7#
187 VSS48 DQS#7 188 DDRAB_SDQS7# <10,5>
DDRAB_SDM7 DDRAB_SDQS7
DM7 DQS7 DDRAB_SDQS7 <10,5>
189 190
DDRAB_SDQ58 191 VSS49 VSS50 192 DDRAB_SDQ62
DDRAB_SDQ59 193 DQ58 DQ62 194 DDRAB_SDQ63
195 DQ59 DQ63 196
1 2 DDRB_SA0 197 VSS51 VSS52 198 MEM_MAB_EVENT#
SA0 EVENT# MEM_MAB_EVENT# <10,5>
R690 10K_0402_5% 199 200
+3VS VDDSPD SDA APU_SDATA0 <10,19,7>
1 201 202
203 SA1 SCL 204 APU_SCLK0 <10,19,7>
C140 <Address: 01> VTT1 VTT2 +0.75VS
.1U_0402_16V7K 205 206
2 G1 G2
LCN_DAN06-K4406-0100
CONN@
4 4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DDR3 SODIMM-II Socket
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
C 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 11 of 34
A B C D E
5 4 3 2 1
1
W=60mils 1
5 VOUT @
VIN 1
C522 R653 R899
D 4 GND
2 4.7U_0603_6.3V6K 100K_0402_5% 10K_0402_5% eDP PANEL Conn. D
2
SS 2
1
3
C1278 EN
1U_0402_6.3V6K AP2821KTR-G1_SOT23-5
2 ENVDD <6>
1
JLVDS1
100K_0402_5% 1
R652 +INVPWR_B+ 1
2 41
3 2 G1 42
2
4 3 G2 43
5 4 G3 44
INVTPWM 6 5 G4 45
<6> INVTPWM 7 6 G5 46
BKOFF#
<15> BKOFF# 7 G6
EDP_HPD 8
<6> EDP_HPD 8
EDP_TXP0 C27 1 2 .1U_0402_16V7K EDP_TXP0_C +LCDVDD
9
<6> EDP_TXP0 9
EDP_TXN0 C33 1 2 .1U_0402_16V7K EDP_TXN0_C 10
+INVPWR_B+ B+ <6> EDP_TXN0 10
L11 EMI@ TS_EN 11
<15> TS_EN 11
HCB2012KF-221T30_0805 EDP_TXP1 C34 1 2 .1U_0402_16V7K EDP_TXP1_C 12
<6> EDP_TXP1 12
W=40mils 2 1 W=40mils EDP_TXN1 C36 1 2 .1U_0402_16V7K EDP_TXN1_C 13
<6> EDP_TXN1 1 2 14 13
+3VS @ TS_EN
@EMI@ 1 C44 1 2 .1U_0402_16V7K EDP_AUXN_C 15 14
1 @EMI@ SM010014520 3000ma <6> EDP_AUXN R1540
15
C364 C365 <6> EDP_AUXP C45 1 2 .1U_0402_16V7K EDP_AUXP_C 4.7K_0402_5% 16
C
1000P_0402_50V7K 68P_0402_50V8J
220ohm@100mhz 17 16 C
DCR 0.04 18 17
2 2 19 18
R9001 2 100K_0402_5% EDP_HPD 20 19
21 20
22 21
23 22
24 23
EDP_AUXN_C 25 24
EDP_AUXP_C 26 25
27 26
EDP_TXP0_C 28 27
EDP_TXN0_C 29 28
30 29
EDP_TXP1_C 31 30
R696 1 @EMI@ 2 0_0402_5% USB20_P3_R EDP_TXN1_C 32 31
<8> USB20_P3 32
+3VS R1666 1 @ 2 0_0603_5% 33
L58 EMI@ R1664 1 2 0_0603_5% +5VS_TS 34 33
+5VS 34
1 2 USB20_P5 35
1 2 <8> USB20_P5 35
Touch Screen <8> USB20_N5
USB20_N5 36
R1663 1 RS@ 2 0_0603_5% +3VS_CMOS 37 36
+3VS 37
4 3 USB20_P3_R 38
4 3 For Camera USB20_N3_R 39 38
DLW21HN900HQ2L_4P 40 39
B B
R695 1 @EMI@ 2 0_0402_5% USB20_N3_R 40
<8> USB20_N3
E-T_0871K-F40N-00L
CONN@
L59 @EMI@
1 2
1 2
JCAM1
4 3 1
4 3 +3VS 1
USB20_P3_RR 2
DLW21HN900HQ2L_4P For Camera USB20_N3_RR 3 2 5
USB20_P3 R702 1 @EMI@ 2 0_0402_5% USB20_P3_RR 4 3 G1 6
4 G2
ACES_88266-04001
CONN@
SP02000K200
A A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
eDP/Camera/TS
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size
Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 12 of 34
5 4 3 2 1
A B C D E
+5VS_DISP
2
1 2
2
@ESD@ D20 D21 @ESD@ C936 ESD@
1
AZC199-02SPR7G_SOT23-3 AZC199-02SPR7G_SOT23-3 .1U_0402_16V7K
JCRT1
1
6
L36 EMI@ 11
T24
1 2 CRT_RED 1
<6> DAC_RED 7
BLM15BB470SN1D_2P
1 L37 EMI@ CRT_DDC_DAT_CONN 12 1
1 2 CRT_GREEN 2
<6> DAC_GRN 8
BLM15BB470SN1D_2P
L38 EMI@ CRT_HSYNC_CONN 13
1 2 CRT_BLUE 3
<6> DAC_BLU
BLM15BB470SN1D_2P 9
C1094
6P_0402_50V8D
C1103
6P_0402_50V8D
C1104
6P_0402_50V8D
C1105
6P_0402_50V8D
C1106
6P_0402_50V8D
C1107
6P_0402_50V8D
CRT_VSYNC_CONN 14
1
2
3
4
4
T26
1
RP22 10 G 16
150_0804_8P4R_1% CRT_DDC_CLK_CONN 15 G 17
5
2
8
7
6
5
CCM_070546HR015M25FZR
EMI@ EMI@ EMI@ EMI@ EMI@ EMI@ CONN@
+5VS_DISP
U10 @
1 2 1 8 1 2
VCC_SYNC BYP
@
C529 @C23
@ C23
2
.1U_0402_16V7K 0.22U_0402_10V6K 2
2 3 CRT_RED
+3VS VCC_VIDEO VIDEO1
1 2 7 4 CRT_GREEN
VCC_DDC VIDEO2
@
C537
.1U_0402_16V7K
10 5 CRT_BLUE
<6> DAC_DDC_DATA DDC_IN1 VIDEO3
11 9 CRT_DDC_DAT
<6> DAC_DDC_CLK DDC_IN2 DDC_OUT1 RP10 EMI@
22_0804_8P4R_5%
13 12 CRT_DDC_CLK 1 8 CRT_DDC_DAT_CONN
<6> DAC_VSYNC SYNC_IN1 DDC_OUT2 2 7 CRT_DDC_CLK_CONN
3 6 CRT_VSYNC_CONN
15 14 CRT_VSYNC 4 5 CRT_HSYNC_CONN
<6> DAC_HSYNC SYNC_IN2 SYNC_OUT1
18P_0402_50V8J
C411 @
18P_0402_50V8J
C412 @
18P_0402_50V8J
C413 @
18P_0402_50V8J
C414 @
1 1 1 1
6 16 CRT_HSYNC
GND SYNC_OUT2
TPD7S019-15DBQR_SSOP16
2 2 2 2
+3VS
3 3
+5VS_DISP
U23
1 5 1 2 C1182 @
OE Vcc
2
0.1U_0402_16V4Z
G
DAC_HSYNC 2 DAC_DDC_CLK 1 6 CRT_DDC_CLK_CONN
IN A
S
Q2506B
3 4 CRT_HSYNC DMN66D0LDW-7_SOT363-6
GND OUT Y
5
Q2506A
DMN66D0LDW-7_SOT363-6
G
M74VHC1GT125DF2G_SC70-5 4
DAC_DDC_DATA 3 CRT_DDC_DAT_CONN
+5VS_DISP
S
U24
1 5
OE Vcc
+3VS
DAC_VSYNC 2 RP18
IN A DAC_DDC_CLK 1 8 +5VS_DISP
DAC_DDC_DATA 2 7
3 4 CRT_VSYNC CRT_DDC_CLK_CONN3 6
GND OUT Y CRT_DDC_DAT_CONN4 5
4 M74VHC1GT125DF2G_SC70-5 4.7K_0804_8P4R_5% 4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
CRT CONN
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size
Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 13 of 34
A B C D E
5 4 3 2 1
RP15
C56 1 2 .1U_0402_16V7K HDMI_TX0- 1 8 HDMI_GND
<6> APU_DP1_N2 1 2 2 7 +5VS_DISP
C55 .1U_0402_16V7K HDMI_TX0+
<6> APU_DP1_P2
C52 1 2 .1U_0402_16V7K HDMI_TX2- 3 6 U73
<6> APU_DP1_N0 1 2 4 5
C51 .1U_0402_16V7K HDMI_TX2+ W=40mils
<6> APU_DP1_P0
6
D +5VS 3 D
499_0804_8P4R_1% 2
D
Q86B OUT
1
G
+3VS
S DMN66D0LDW-7_SOT363-6 1 @
RP16 IN C543
1
C58 1 2 .1U_0402_16V7K HDMI_CLK- 1 8 2 .1U_0402_16V7K
<6> APU_DP1_N3 GND 2
C57 1 2 .1U_0402_16V7K HDMI_CLK+ 2 7
<6> APU_DP1_P3 1 2 3 6
C54 .1U_0402_16V7K HDMI_TX1-
<6> APU_DP1_N1 1 2 4 5
C53 .1U_0402_16V7K HDMI_TX1+ AP2330W-7_SC59-3
<6> APU_DP1_P1
499_0804_8P4R_1%
+3VS
1
@
R618 Q86A 1 2
5
1M_0402_5% DMN66D0LDW-7_SOT363-6
C942 ESD@
G
2
1 @ 2 4 3 HDMI_HPD_CONN .1U_0402_16V7K
<6> HDMI_HPD
D
R153
1
0_0402_5% 1 JHDMI1 CONN@
@ EMI@ HDMI_HPD_CONN 19
R898 C59 18 HP_DET
C +5VS_DISP +5V C
100K_0402_5% 220P_0402_50V7K 17
2 HDMIDAT_R 16 DDC/CEC_GND
2
HDMICLK_R 15 SDA
R756 1 @EMI@ 2 0_0402_5% 14 SCL
Reserved
2
+3VS 13
L39 @EMI@ HDMI_R_CLK- 12 CEC
HDMI_CLK- 1 2 HDMI_R_CLK- @ESD@ 11 CK-
1 2 D42 HDMI_R_CLK+ 10 CK_shield
CK+
1
C YSLC05CH_SOT23-3 HDMI_R_TX0- 9
HDMI_CLK+ 4 3 HDMI_R_CLK+ 2 1 2HDMI_HPD_CONN SCA00000U10 8 D0-
4 3 B R281 150K_0402_5% HDMI_R_TX0+ 7 D0_shield
DLW21HN900HQ2L_4P E Q18 HDMI_R_TX1- 6 D0+
3
D1-
1
HDMI_HPD MMBT3904_NL_SOT23-3 5
1
R765 1 @EMI@ 2 0_0402_5% R283 HDMI_R_TX1+ 4 D1_shield 20
D1+ GND
1
@ 365K_0402_1% HDMI_R_TX2- 3 21
2 D2- GND 22
R915 HDMI_R_TX2+ 1 D2_shield GND 23
2
R769 1 @EMI@ 2 0_0402_5% 100K_0402_5% D2+ GND
SUYIN_100042GR019M23MZR
2
L40 @EMI@
HDMI_TX0- 1 2 HDMI_R_TX0-
1 2
2
DLW21HN900HQ2L_4P HDMI_R_TX2- 1 2
@EMI@ C2570 10P_0402_50V8J
G
R782 1 @EMI@ 2 0_0402_5% HDMI_R_TX2+ 1 2 <6> HDMI_CLK 1 6 HDMICLK_R
D
@EMI@ C2571 10P_0402_50V8J
R783 1 @EMI@ 2 0_0402_5% Q75A Q75B
5
EMI request 1pF. DMN66D0LDW-7_SOT363-6
L42 @EMI@ DMN66D0LDW-7_SOT363-6
G
HDMI_TX2- 1 2 HDMI_R_TX2- <6> HDMI_DATA 4 3 HDMIDAT_R
1 2
D
A HDMI_TX2+ 4 3 HDMI_R_TX2+ A
4 3
DLW21HN900HQ2L_4P
R794 1 @EMI@ 2 0_0402_5% Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2014/03/27 Deciphered Date 2016/03/27 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
HDMI CONN
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size
Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 14 of 34
5 4 3 2 1
5 4 3 2 1
+EC_VCC
1
+3VLP +EC_VCC L44 +EC_VCCA
FBM-11-160808-601-T_0603
1 RS@ 2 1 2 R1562
Ra 100K_0402_5%
.1U_0402_16V7K
C1255
.1U_0402_16V7K
C1256
.1U_0402_16V7K
C1257
.1U_0402_16V7K
C1258
1000P_0402_50V7K
C1261
1000P_0402_50V7K
C1259
R1665 1
2
0_0603_5% 1 1 1 1 1 1
C1262 AD_BID
.1U_0402_16V7K
1
@ @ 2
2 2 2 2 2 2 1
R1564
ECAGND Rb 20K_0402_1% C1269 @
111
125
.1U_0402_16V7K
22
33
96
67
9
U44 2
2
+RTC_APU_R
EC_VDD0
EC_VDD/VCC
EC_VDD/VCC
EC_VDD/VCC
EC_VDD/VCC
EC_VDD/VCC
EC_VDD/AVCC
D D
1
GATEA20 1 21 LAN_PWR_EN D Q91
<7> GATEA20 GATEA20/GPIO00 GPIO0F LAN_PWR_EN <16>
KBRST# 2 23 EC_BEEP# EC_RTCRST 2 2N7002K_SOT23-3
<7> KBRST# KBRST#/GPIO01 BEEP#/GPIO10 EC_BEEP# <18>
SERIRQ 3 26 G
<20,8> SERIRQ LPC_FRAME# 4 SERIRQ GPIO12 27 EC_RTCRST
<20,7,8> LPC_FRAME# S
LPC_FRAME# ACOFF/GPIO13
2
LPC_AD3 5
<20,8> LPC_AD3
3
LPC_AD2 7 LPC_AD3 R209
<20,8> LPC_AD2 LPC_AD2 PWM Output
LPC_AD1 8 63 BATT_TEMP 100K_0402_5%
<20,8> LPC_AD1 LPC_AD1 BATT_TEMP/AD0/GPIO38 BATT_TEMP <26>
1 2 1 2 LPC_CLK0_EC LPC_AD0 10 64
C1263 @EMI@ R1560 @EMI@
<20,8> LPC_AD0 LPC_AD0LPC & MISC AD1/GPIO39 65 ADP_I
VCIN1_BATT_DROP <26>
ADP_I <26,27>
1
22P_0402_50V8J 10_0402_5% LPC_CLK0_EC 12 ADP_I/AD2/GPIO3A 66 AD_BID
<7,8> LPC_CLK0_EC CLK_PCI_EC AD Input AD3/GPIO3B
LPC_RST# 13 75
1 9012@ 2 EC_RST# <20,7> LPC_RST# EC_RST# 37 PCIRST#/GPIO05 AD4/GPIO42 76 +3VS
+EC_VCC EC_RST# IMON/AD5/GPIO43
R818 47K_0402_5% EC_SCI# 20
1 2 <7> EC_SCI# 38 EC_SCII#/GPIO0E
C819 1000P_0402_50V7K <19> WLAN_ON GPIO1D EC_MUTE# R1565 1 @ 2 10K_0402_5%
ESD@ 68
DAC_BRIG/GPIO3C 70 EN_DFAN KBL_EN# <22> EC_I2C_ALERT# R116 1 @ 2 1K_0402_5%
<22> KSI[0..7] DA Output EN_DFAN1/GPIO3D EN_DFAN <20>
1 @ 2 LPC_RST# KSI0 55 71
56 KSI0/GPIO30 IREF/GPIO3E 72 TP_SENOFF# <22>
R207 100K_0402_5% KSI1
1 2 @ESD@ KSI2 57 KSI1/GPIO31 CHGVADJ/GPIO3F +EC_VCC
C1279 100P_0402_50V8J KSI3 58 KSI2/GPIO32 83 EC_MUTE#
KSI3/GPIO33 EC_MUTE#/GPIO4A EC_MUTE# <18>
KSI4 59 84 USB_EN# EC_SMB_DA1 R1577 1 2 2.2K_0402_5%
KSI4/GPIO34 USB_EN#/GPIO4B USB_EN# <21>
KSI5 60 85 EC_I2C_TPCLK R124 1 @ 2 0_0402_5%
61 KSI5/GPIO35 CAP_INT#/GPIO4C 86 TP_I2C_CLK <22>
KSI6 PS2 Interface EC_I2C_TPDAT R125 1 @ 2 0_0402_5% EC_SMB_CK1 R1574 1 2 2.2K_0402_5%
KSI6/GPIO36 EAPD/GPIO4D TP_I2C_DAT <22>
KSI7 62 87 TP_CLK
<22> KSO[0..17] 39 KSI7/GPIO37 TP_CLK/GPIO4E 88 TP_CLK <22>
KSO0 TP_DATA LID_SW# R344 1 2 47K_0402_5%
KSO0/GPIO20 TP_DATA/GPIO4F TP_DATA <22>
KSO1 40
KSO2 41 KSO1/GPIO21
KSO3 42 KSO2/GPIO22 97 ENBKL
KSO3/GPIO23 CPU1.5V_S3_GATE/GPXIOA00 ENBKL <6>
KSO4 43 98
KSO5 44 KSO4/GPIO24 WOL_EN/GPXIOA01 99 0.95VS_PWR_EN#
KSO6 45 KSO5/GPIO25 Int. K/B ME_EN/GPXIOA02 109 9012_PH1
0.95VS_PWR_EN# <23>
KSO7 46 KSO6/GPIO26 Matrix VCIN0_PH/GPXIOD00 9012_PH1 <26>
KSO7/GPIO27 SPI Device Interface
KSO8 47
KSO9 48 KSO8/GPIO28 119
C C
49 KSO9/GPIO29 SPIDI/GPIO5B 120 EC_SPI_MISO <8>
KSO10
KSO10/GPIO2A SPIDO/GPIO5C EC_SPI_MOSI <8>
KSO11 50 SPI Flash ROM 126
KSO11/GPIO2B SPICLK/GPIO58 EC_SPI_CLK <8>
KSO12 51 128
52 KSO12/GPIO2C SPICS#/GPIO5A EC_SPI_CS1# <8>
KSO13
KSO14 53 KSO13/GPIO2D
KSO14/GPIO2E
For share ROM reserved
KSO15 54 73
KSO16 81 KSO15/GPIO2F ENBKL/AD6/GPIO40 74 VGATE 0.95_1.8VALW_PWREN 1 @ 2
KSO16/GPIO48 PECI_KB930/AD7/GPIO41 VGATE <32>
KSO17 82 89 R1575 4.7K_0402_5%
KSO17/GPIO49 FSTCHG/GPIO50 90 BATT_BLUE_LED#
BATT_CHG_LED#/GPIO52 BATT_BLUE_LED# <22>
91 TP_3V_EN EC_RSMRST# 1 @ 2
77 CAPS_LED#/GPIO53 92 TP_3V_EN <22>
EC_SMB_CK1 GPIO PWR_LED R1576 4.7K_0402_5%
<26,27> EC_SMB_CK1 EC_SMB_CK1/GPIO44 PWR_LED#/GPIO54
EC_SMB_DA1 78 93 BATT_AMB_LED#
<26,27> EC_SMB_DA1 EC_SMB_DA1/GPIO45 BATT_LOW_LED#/GPIO55 BATT_AMB_LED# <22>
EC_SMB_CK2 79 SM Bus 95 SYSON
<6> EC_SMB_CK2 80 EC_SMB_CK2/GPIO46 SYSON/GPIO56 121 SYSON <29>
EC_SMB_DA2 VR_ON
<6> EC_SMB_DA2 EC_SMB_DA2/GPIO47 VR_ON/GPIO57 VR_ON <32>
127 0.95_1.8VALW_PWREN BATT_TEMP 1 2
PM_SLP_S4#/GPIO59 0.95_1.8VALW_PWREN <30,31>
C1265 100P_0402_50V8J
ACIN 1 2
SLP_S3# 6 100 EC_RSMRST# C1266 100P_0402_50V8J
1 RS@ 2 <7> SLP_S3# 14 PM_SLP_S3#/GPIO04 EC_RSMRST#/GPXIOA03 101 EC_RSMRST# <7>
EC_I2C_ALERT# EC_LID_OUT#
<22> TP_I2C_INT# PM_SLP_S5#/GPIO07 EC_LID_OUT#/GPXIOA04 EC_LID_OUT# <7>
EC_SMI# 15 102 9012_VCIN 9012_VCIN <26> SYSON 1 2
<7> EC_SMI# 16 EC_SMI#/GPIO08 PROCHOT_IN/GPXIOA05 103
R1683 EC_THERM R1675 100K_0402_5%
0_0402_5% 17 GPIO0A H_PROCHOT#_EC/GPXIOA06 104 MAINPWON ENBKL 1 2
<19> WL_OFF# GPIO0B VCOUT0_PH/GPXIOA07 MAINPWON <26,28>
18 GPO 105 BKOFF# R206 100K_0402_5%
<19> WLAN_WAKE# 19 GPIO0C BKOFF#/GPXIOA08 106 LAN_GPO BKOFF# <12> 3V_EN 1 2
<12> TS_EN GPIO0D GPIO PBTN_OUT#/GPXIOA09 LAN_GPO <16>
1 2 EC_SPOK 25 107 3V_EN R940 1M_0402_5%
<28> SPOK R1682 FAN_SPEED 28 EC_INVT_PWM/GPIO11 PCH_APWROK/GPXIOA10 108 3V_EN <28>
0_0402_5% <20> FAN_SPEED LAN_WAKE# 29 FAN_SPEED1/GPIO14 SA_PGOOD/GPXIOA11
<16> LAN_WAKE# EC_PME#/GPIO15
EC_TX 30
<19> EC_TX 31 EC_TX/GPIO16 110
EC_RX ACIN
<19> EC_RX EC_RX/GPIO17 AC_IN/GPXIOD01 ACIN <27>
SYS_PWRGD_EC@1.8VALW SYS_PWRGD_EC 32 112 EC_ON
<7> SYS_PWRGD_EC 34 PCH_PWROK/GPIO18 EC_ON/GPXIOD02 114 EC_ON <28>
EC can be OD pin <22> PWR_SUSP_LED# PWR_SUSP_LED# ON/OFFBTN#
SUSP_LED#/GPIO19 ON/OFF/GPXIOD03 ON/OFFBTN# <22>
36 GPI 115 LID_SW# 1 2 PROCHOT# <32,6,7>
for reduce Level shifter NUM_LED#/GPIO1A LID_SW#/GPXIOD04 116 SUSP#
LID_SW# <22>
R1690 9022@
SUSP#/GPXIOD05 117 SUSP# <23,29>
0_0402_5%
GPXIOD06
1
118
PECI_KB9012/GPXIOD07 +EC_VCC
AGND/AGND
S
C823 9012@
3
4.7U_0603_6.3V6K
KB9012QF-A4_LQFP128_14X14 2
11
24
35
94
113
69
ECAGND
20mil
PWR_LED# <22>
1
D Q88
PWR_LED 2 2N7002K_SOT23-3
G
1
S
R208
3
100K_0402_5%
2
A A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
EC ENE-KB9012
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
C 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Friday, March 28, 2014 Sheet 15 of 34
5 4 3 2 1
5 4 3 2 1
+3VALW +3V_LAN
JP@
JP14
JUMP_43X79
W=60mil W=60mil +LAN_VDD +3V_LAN
IDC=1200mA W=60mil
60mil U76
60mil L2506
300mA 1.4A
1 +REGOUT 1 2
5 VOUT 2.2UH_NLC252018T-2R2J-N_5%
VIN
4.7U_0603_6.3V6K
C2538
.1U_0402_16V7K
C2539
.1U_0402_16V7K
C2540
.1U_0402_16V7K
C2541
.1U_0402_16V7K
C2542
.1U_0402_16V7K
C2543
.1U_0402_16V7K
C2544
1U_0402_6.3V6K
C2545
.1U_0402_16V7K
C2546
4.7U_0603_6.3V6K
C2547
.1U_0402_16V7K
C2548
.1U_0402_16V7K
C2549
.1U_0402_16V7K
C2550
2 1 1 1 1 1 1 1 1 1 1 1 1 1
D GND D
4
SS
2
3 LAN_PWR_EN LAN_PWR_EN <15>
C2551 EN 2 2 2 2 2 2 2 2 2 2 2 2 2
1U_0402_6.3V6K AP2821KTR-G1_SOT23-5
1
LAN_MIDI0+ 1
<17> LAN_MIDI0+ MDIP0
R2540 LAN_MIDI0- 2
<17> LAN_MIDI0- MDIN0
10K_0402_5% LAN_MIDI1+ 4
<17> LAN_MIDI1+ MDIP1 +3V_LAN
@ LAN_MIDI1- 5 48
<17> LAN_MIDI1- MDIN1 HV_GIGA
LAN_MIDI2+ 6 11
<17> LAN_MIDI2+
2
XTLI 44 33
R2541 XTLO R619 1 2 0_0402_5% XTLO_R 45 CKXTAL1 Clock VDD10 3
+LAN_VDD Protect cotact Card contact
CKXTAL2 AVDD10 8
10K_0402_5%
AVDD10
300mA
@
Regulator and Reference Write protect Write Enable
2
GPO 1 @ 2 +REGOUT 36 20
R620
LAN_GPO <15>
+3V_LAN 35 REG_OUT VDDTX (Lock) (Unlock)
0_0402_5% 34 VDDREG
SWR mode 800mA
+LAN_VDD 46 ENSWREG 13 +CARD_3V3
Card Uninsert Open Open Open
LV_GEN Card_3V3
LAN_RST 47 Card insert Open Close Close
RSET
1
27 +VDD33_18
R2542 DV33/18
.1U_0402_16V7K
C2555
4.7U_0603_6.3V6K
C2556
.1U_0402_16V7K
C2557
2.49K_0402_1% T22 41
Y2500 GPO 38 LED0
LED1/GPO 1 1 1
B 25MHZ_10PF_7V25000014 T23 37 LEDs B
2
40 LED2
T15 LED_CR
XTLI 1 3 XTLO 49 @
1 3 E_Pad 2 2 2
GND GND
2 2
C99 2 4 C100
10P_0402_50V8J 10P_0402_50V8J Place near Pin 27
1 1
RTL8411B-CGT_QFN48_6X6
+3VS
1
R2543
1K_0402_5%
2
ISOLATEB
2
R2544
15K_0402_5%
1
A A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
LAN RTL8411-CG
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Custom 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 16 of 34
5 4 3 2 1
5 4 3 2 1
D D
LAN Connector
JRJ1 CONN@
T2500
LAN_TERMAL1 24 RJ45_MIDI0+ 1 9
LAN_MIDI3- 2 TCT1 MCT1 23 RJ45_MIDI3- PR1+ SHLD1 10
<16> LAN_MIDI3- TD1+ MX1+ SHLD2
<16> LAN_MIDI3+ LAN_MIDI3+ 3 22 RJ45_MIDI3+ RJ45_MIDI0- 2
TD1- MX1- PR1-
4 21 RJ45_MIDI1+ 3
LAN_MIDI2- 5 TCT2 MCT2 20 RJ45_MIDI2- PR2+ L2501 @EMI@
<16> LAN_MIDI2- TD2+ MX2+
<16> LAN_MIDI2+ LAN_MIDI2+ 6 19 RJ45_MIDI2+ RJ45_MIDI2+ 4 B88069X9231T203_4P5X3P2-2
TD2- MX2- PR3+ 2 1
7 18 RJ45_MIDI2- 5 40mil
LAN_MIDI1- 8 TCT3 MCT3 17 RJ45_MIDI1- PR3-
<16> LAN_MIDI1- TD3+ MX3+
<16> LAN_MIDI1+ LAN_MIDI1+ 9 16 RJ45_MIDI1+ RJ45_MIDI1- 6 RJ45_GND 1 2 LANGND
TD3- MX3- PR2- C2560
10 15 RJ45_MIDI3+ 7 40mil 10P_0402_50V8J
LAN_MIDI0- 11 TCT4 MCT4 14 RJ45_MIDI0- PR4+
<16> LAN_MIDI0- TD4+ MX4+
<16> LAN_MIDI0+ LAN_MIDI0+ 12 13 RJ45_MIDI0+ RJ45_MIDI3- 8 LANGND
1
TD4- MX4- PR4- JP@
L30ESDL5V0C3-2_SOT23-3
D8 ESD@
JUMP_43X118
C C
75_0402_1%
75_0402_1%
75_0402_1%
75_0402_1%
JP2502 L2500
1
GST5009-E @EMI@
SP050006B10 B88069X9231T203_4P5X3P2-2
R2545
R2546
R2547
R2548
1 SANTA_130452-0B
2
C2561
2
.1U_0402_16V7K
1
2
Place close to TCT pin
RJ45_GND
JREAD1
<16> SD_D3_R SD_D3_R 1
CD/DAT3
+CARD_3V3 <16> SD_CMD_R SD_CMD_R 2
CMD
3
VSS1
Close to Card Reader CONN 4
VDD
4.7U_0603_6.3V6K
C2567
.1U_0402_16V7K
C2566
<16> SD_CLK_R SD_CLK_R 5
CLK
1 1
6
VSS2
<16> SD_D0_R SD_D0_R 7
2 2 DAT0
<16> SD_D1_R SD_D1_R 8 12
DAT1 G1
<16> SD_D2_R SD_D2_R 9 13
DAT2 G2
SD_CD# 10 14
<16> SD_CD# CD G3
SD_WP 11 15
<16> SD_WP WP G4
TAITW_PSDAT4-11GLBS1NN4H2
CONN@
A A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
LAN RJ45/CR SD Connector
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Custom 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 17 of 34
5 4 3 2 1
A B C D E
HD Audio Codec
+5VS +VDDA
JP56
Reserved for ESD 40mil 1 2 40mil
+PVDD_HDA 1
SM01000EJ00 3000ma 220ohm@100mhz DCR 0.04 C554 JUMP_43X118 4.75V
40mil JP@
L33 2 1 0.1U_0402_16V4Z 0.1U_0402_16V4Z 0.1U_0402_16V4Z
+VDDA
HCB2012KF-221T30_0805 +AVDD1_HDA @ESD@ 2
(output = 300 mA)
1 1 1
10U_0603_6.3V6M
C608
C558 C559
R11
@ 0.1U_0402_16V4Z 20mil 1 RS@ 2
2 2 2 +VDDA
C567
10U_0603_6.3V6M
1 1 1
0_0603_5%
+1.5VS_DVDDIO C562 C561
1 1
R17 Place near Pin41 Place near Pin46 @
1 RS@ 2 2 2 2
+1.5VS
0_0603_5% C565
1
C638
1 0.1U_0402_16V4Z Int. Speaker Conn.
40mil JSPK1
10U_0603_6.3V6M Place near Pin26 SPKR+ R15 1 2 0_0603_5% SPK_R+ 1
2 2 SPKR- R10 1 2 0_0603_5% SPK_R- 2 1
+3VS_DVDD
GNDA 2
0.1U_0402_16V4Z SPKL+ R12 1 2 0_0603_5% SPK_L+ 3 5
R8 SPKL- R14 1 2 0_0603_5% SPK_L- 4 3 G1 6
1 RS@ 2 20mil +3VS_DVDD R7 4 G2
+3VS
1 1 1 +1.5VS_VDDA 0.1U_0402_16V4Z 1 RS@ 2 ACES_88266-04001
+1.5VS
3
0_0603_5% C564 C637 C582 @ 1 1 1 1 1 1 CONN@
C605
10U_0603_6.3V6M
MESC5V02BD03_SOT23-3
D2 @ESD@
MESC5V02BD03_SOT23-3
D4 @ESD@
EMI@ C366
EMI@ C367
EMI@ C368
EMI@ C369
C604 0_0603_5%
1000P_0402_50V7K
1000P_0402_50V7K
1000P_0402_50V7K
1000P_0402_50V7K
SP02000K200
10U_0603_6.3V6M 0.1U_0402_16V4Z
2 2 2
0.1U_0402_16V4Z 2 2 2 2 2 2
41
46
26
40
1
9
U36 GNDA
1
DVDD-IO
PVDD1
PVDD2
AVDD1
AVDD2
DVDD
LINE1-L 22 GND
LINE1-R 21 LINE1-L(PORT-C-L) 43 SPKL-
LINE1-R(PORT-C-R) SPK-OUT-L- 42 SPKL+
24 SPK-OUT-L+
23 LINE2-L(PORT-E-L) 45 SPKR+
RING2 17
LINE2-R(PORT-E-R) SPK-OUT-R+
SPK-OUT-R-
44 SPKR- Digital MIC +3VS @
SLEEVE 18 MIC2-L(PORT-F-L) /RING2 MIC2
Combo MIC MIC2-R(PORT-F-R) /SLEEVE 32 HP_LEFT +3VS @ 6 5 DMIC_DATA
2 40mil +MICBIAS 31 HPOUT-L(PORT-I-L) 33 HP_RIGHT MIC1 VDD DATA 2
+MICBIAS LINE1-VREFO-L HPOUT-R(PORT-I-R)
30 6 5 DMIC_DATA_S 2 4 DMIC_CLK
LINE1-VREFO-R 10 HDA_SYNC_AUDIO VDD DATA CS CLK
HDA_SYNC_AUDIO <7>
3
DMIC_DATA 2 SYNC 6 HDA_BITCLK_AUDIO 2 4 DMIC_CLK 2 2DMIC@ 1 1 3
GPIO0/DMIC-DATA BCLK HDA_BITCLK_AUDIO <7> CS CLK ENHANCE GND
DMIC_CLK 3 R130
GPIO1/DMIC-CLK
2
MESC5V02BD03_SOT23-3
1 @EMI@ 2 1 2 C573 @EMI@ 1 3 0_0402_5% S MIC ST MP45DT02TR
ENHANCE GND
D5 @ESD@
R548 0_0402_5% 22P_0402_50V8J
2
EC_MUTE# 47 5 HDA_SDOUT_AUDIO S MIC ST MP45DT02TR
PDB ALC283-CG SDATA-OUT HDA_SDOUT_AUDIO <7> 1
0_0402_5%
R129 1DMIC@
0.1U_0402_16V4Z
C606
0_0402_5%
R131 1DMIC@
HDA_RST#_AUDIO 11 8 HDA_SDIN0_AUDIO 1 R547 2 HDA_SDIN0 <7>
RESETB SDATA-IN 33_0402_5% D2009
48 @ MESC5V02BD03_SOT23-3
SPDIF-OUT/GPIO2 +MIC2_VREFO 2
MONO_IN 12 @ESD@
1
PCBEEP 16
Close codec MONO-OUT
HP_PLUG# R545 2 1 39.2K_0402_1% SENSE_A 13 10U_0603_6.3V6M 2 1 C583
1
14 SENSE A
10mil SENSE B 29
1 MIC2-VREFO
37 10U_0603_6.3V6M 2 1 C574
C570 35 CBP 7 GNDA
2.2U_0402_6.3V6M CBN LDO3-CAP 39 +MIC2_VREFO
2 LDO2-CAP 27 10U_0603_6.3V6M 2 1 C584 R526 Realtek add request HPOUT_L_2
36 LDO1-CAP GNDA HPOUT_R_2
+3VS_DVDD CPVDD 1 R526 2 10mil
2
28 CODEC_VREF 100K_0402_5%
1
VREF
D9 @ESD@
MESC5V02BD03_SOT23-3
20 1 1 1
CPVREF
2.2U_0402_6.3V6M
C577
@
15 20K_0402_1% 1 2 R546 @ R540 R539
JDREF GNDA
0.1U_0402_16V4Z
C576
10U_0603_6.3V6M
C578
10U_0603_6.3V6M 2 1 C585 19 34 CPVEE 2.2K_0402_5% 2.2K_0402_5%
GNDA MIC-CAP CPVEE
Close codec
2 2 2
1
2
4
49 DVSS 25 C575 RING2_L L76 1 2 ESD@ RING2
Thermal PAD AVSS1 38 2.2U_0402_6.3V6M SLEEVE_L L77 1 2 ESD@ SLEEVE
1
AVSS2 2
2
D10 ESD@
MESC5V02BD03_SOT23-3
3 ALC283-CG_MQFN48_6X6 Place next pin27 3
2 2
C2142 C2140
ESD@ ESD@ +MIC2_VREFO
GNDA GNDA
680P_0402_50V7K 680P_0402_50V7K
R529 1 1
1
47K_0402_5% C607 @ESD@
2 @ 1 BEEP#_R 1 2 MONO_IN 0.1U_0402_16V4Z
<15> EC_BEEP#
1
+3VALW +3VS +3VLP
GND GND 2
C555
2
R530 1 1U_0402_6.3V6K
47K_0402_5% @EMI@
100P_0402_50V8J
C556
4.7K_0402_5%
R531
2 1
<7> APU_SPKR Headphone Out
2
RING2
2
2 @ @ R550
1
1
1
D
2 HP_PLUG# 5
G
Q90 S R237 6
2N7002K_SOT23-3 0_0603_5% 60.4_0603_1%
3
EC_MUTE# 2 R553@ 1 D
<15> EC_MUTE#
10K_0402_5% 2 SLEEVE_L 4
HDA_RST#_AUDIO 2 R554 1 G Q9 7
<7> HDA_RST#_AUDIO
10K_0402_5% S MESS138W-G_SOT323-3 LINE1-L 1 2 2 2
3
1
ACES_50709-0524W-P01
R1501
100K_0402_5% CONN@
2
For EC to detect
debug card insert.
@ @ @ @ @ @ @ @
FD1 FD2
@ @ @ @ @ @ @
1
FIDUCIAL_C40M80 FIDUCIAL_C40M80
FD3 FD4
@ @
1
4 4
FIDUCIAL_C40M80 FIDUCIAL_C40M80
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Thursday, March 27, 2014 Sheet 19 of 34
A B C D E
A B C D E F G H
CCM_C127043HR022M27FZR
CONN@
2 2
TPM
close to EC
+3VALW
R2600
+3VALW_TPM +3VS
R2601
+3VS_TPM FAN Conn
1 2 1 2 LPC_AD3_R R1684 1 TPM@ 2 0_0402_5% LPC_AD3
LPC_AD3 <15,8>
10U_0603_6.3V6M
0.1U_0402_16V4Z
10U_0603_6.3V6M
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0_0603_5% 0_0603_5% LPC_AD2_R R1685 1 TPM@ 2 0_0402_5% LPC_AD2
LPC_AD2 <15,8> +5VS
C2600 TPM@
C2601 TPM@
C2602 TPM@
C2603 TPM@
C2604 TPM@
C2605 TPM@
TPM@ 1 1 TPM@ 1 1 1 1 LPC_FRAME#_RR1686 1 TPM@ 2 0_0402_5% LPC_FRAME#
1 2 LPC_FRAME# <15,7,8>
LPC_AD1_R R1687 TPM@ 0_0402_5% LPC_AD1
LPC_AD1 <15,8>
LPC_AD0_R R1688 1 TPM@ 2 0_0402_5% LPC_AD0 1 2
1 2 LPC_AD0 <15,8>
SERIRQ_R R1689 TPM@ 0_0402_5% SERIRQ SERIRQ <15,8> C632
2 2 2 2 2 2 4.7U_0603_6.3V6K
U31
+VCC_FAN 1 8
2 EN GND 7
3 VIN GND 6
near pin5 near pin10, 19, 24 4 VOUT GND 5
<15> EN_DFAN VSET GND
BADD SELECTION NCT3942S_SO8
1
0 EEh - EFh @
U2600 TPM@ C626
5 .1U_0402_16V7K
* 1 7Eh - 7Fh
3 +3VALW_TPM 3
1 VSB 10 2
GPIO0/XOR_OUT VDD +3VS_TPM
2 19
GPIO3/BADD with Internal PH (default) 6 GPIO1 VDD 24
0_0402_5% 1 @ 2 R2602 TPM_BADD 9 GPIO2/GPX VDD
CLKRUN# 15 GPIO3/BADD 8
<8> CLKRUN# GPIO4/CLKRUN# TEST +VCC_FAN
AMD CLKRUN# no need PH (DG1.1) LPC_AD0_R 26
LPC_AD1_R 23 LAD0/MISO 1 2
LPC_AD2_R 20 LAD1/MOSI 3 C627
LPC_AD3_R 17 LAD2/SPI_IRQ# NC 12 +3VS 4.7U_0603_6.3V6K
LAD3 NC 13 1 2
NC 14 C631 @
NC
1
LPCPD# had internal PH <8> LPCPD# R447 1 @ 2 0_0402_5% 28 1000P_0402_50V7K
LPC_CLK1 21 LPCPD# R516
<7,8> LPC_CLK1 22 LCLK/SCLK
LPC_FRAME#_R 10K_0402_5%
16 LRFAME#/SCS# 4
<15,7> LPC_RST# LPC_RST#
LRSET#/SPI_RST# GND 40mil JFAN1 0118 modify
SERIRQ_R 27 11 1
SERIRQ no need PH
2
7 SERIRQ GND 18 2 1 4
PP GND 25 <15> FAN_SPEED 3 2 GND 5
GND 1 3 GND
C630
1000P_0402_50V7K
NPCT650AA0WX_TSSOP28 @EMI@ ACES_88231-03041
+3VS_TPM 2 CONN@
1 @ 2 CLKRUN#
SA00007IO00
4 SP020020710 4
10K_0402_5%
R2604
CLKRUN# PH request by TPM chip DG 1/22 Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2014/03/27 Deciphered Date 2016/03/27 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
HDD/ODD/FAN/TPM
LPC_CLK1 R2603 1 2 33_0402_5% C2606 1 2 22P_0402_50V8J
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size
Document Number Rev
B 1.0
@EMI@ @EMI@
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 20 of 34
A B C D E F G H
5 4 3 2 1
+USB3_VCCA
+5VALW +USB3_VCCA
1 2
R562 @EMI@ 0_0402_5% W=80mils
+USB3_VCCA
1 @EMI@ 2 1 2
USB3.0 Port0
R567 0_0402_5%
C943 ESD@
.1U_0402_16V7K JUSB1
L50 EMI@ 1
1 2 USB3_FRX_L_DTX_P0 USB20_N8_R 2 VBUS
<8> USB3_FRX_DTX_P0 1 2 3 D-
USB20_P8_R
4 D+
4 3 USB3_FRX_L_DTX_N0 USB3_FRX_L_DTX_N0 5 GND
<8> USB3_FRX_DTX_N0 4 3 6 StdA-SSRX- 10
D27 USB3_FRX_L_DTX_P0
DLW21HN900HQ2L_4P @ESD@ 7 StdA-SSRX+ GND 11
USB3_FRX_L_DTX_N0 9 10 1 USB3_FRX_L_DTX_N0 USB3_FTX_L_DRX_N0 8 GND-DRAIN GND 12
1 StdA-SSTX- GND
1 2 USB3_FTX_L_DRX_P0 9 13
R563 @EMI@ 0_0402_5% USB3_FRX_L_DTX_P0 8 2 USB3_FRX_L_DTX_P0 StdA-SSTX+ GND
C 9 2 C
ACON_TARAC-9V1391
USB3_FTX_L_DRX_N0 7 7 4 4 USB3_FTX_L_DRX_N0 CONN@
1 @EMI@ 2
R568 0_0402_5% USB3_FTX_L_DRX_P0 6 6 5 5 USB3_FTX_L_DRX_P0
3 3
L49 EMI@
1 2 USB3_FTX_C_DRX_P0 1 2 USB3_FTX_L_DRX_P0 8
<8> USB3_FTX_DRX_P0 1 2
C859 .1U_0402_16V7K
YSCLAMP0524P_SLP2510P8-10-9
1 2 USB3_FTX_C_DRX_N0 4 3 USB3_FTX_L_DRX_N0
<8> USB3_FTX_DRX_N0 4 3
C858 .1U_0402_16V7K
DLW21HN900HQ2L_4P
1 2
R564 @EMI@ 0_0402_5%
1 2
A R571 @EMI@ 0_0402_5% A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
USB2.0 / USB3.0
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size
Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 21 of 34
5 4 3 2 1
JKB1 +TP_VCC 1 @ 2 +TPUSB_VCC 2 @ 1
KB Conn. To TP/B Conn. R132 0_0402_5%
+3VS
R151 0_0603_5%
+3VALW +VDDD +VBUS
KSO0 1 1 @ 2 2 TPUSB@1
1 +3VALW +3VS
KSO1 2 C663 @ R133 0_0402_5% R152 0_0603_5%
KSO2 3 2 0.1U_0402_16V4Z +TPUSB_VCC
3
0.1U_0402_16V4Z
C665 TPUSB@
4.7U_0603_6.3V6K
C828 TPUSB@
0.1U_0402_16V4Z
C666 TPUSB@
4.7U_0603_6.3V6K
C831 TPUSB@
KSO3 4 1 2 R144 U69 TPUSB@ 2 2 2 2
KSO4 5 4 JTP1 0_0402_5% 1 24 +VDDD 2 RS@ 1
KSO5 6 5 8 +TP_VCC TP_CLK +VDDD_M_M 1 @ 2 +VDDD_M 2 SCB_0/GPIO_6 VDDD 23 R137 0_0402_5%
KSO6 7 6 10 8 7 TP_DATA 3 SCB_5/GPIO_7 SCB_4/GPIO_5 22 TP_I2C_DAT
7 G2 7 TP_CLK <15> VSSD SCB_3/GPIO_4 1 1 1 1
100P_0402_50V8J
100P_0402_50V8J
@EMI@ C553
@EMI@ C551
KSO7 8 9 6 1 1 TP_I2C_INT#_D 4 21 TP_I2C_CLK
9 8 G1 6 5 TP_DATA <15> 5 GPIO_8 SCB_2/GPIO_3 20
KSO8 TPUSB_X2
KSO9 10 9 5 4 I2C_DAT_R @ C668 1 2 .1U_0402_16V7K 6 GPIO_9 SCB_1/GPIO_2 19 TPUSB_X1
KSO10 11 10 4 3 I2C_CLK_R 2 1 +VDDD_M_M 7 GPIO_10 GPIO_1 18 1 @ 2
KSO11 12 11 3 2 TP_I2C_INT# 2 2 @ C832 4.7U_0603_6.3V6K 8 GPIO_11 GPIO_0 17 R146 +5VS
12 2 TP_I2C_INT# <15> SUSPEND VSSA
KSO12 13 1 TP_SENOFF# 9 16 0_0402_5%
14 13 1 TP_SENOFF# <15> 10 WAKEUP VSSD 15
KSO13 1 +VBUS 2 1
14 <8> USB20_P6 USBDP VBUS
0.1U_0402_16V4Z
C667 @
KSO14 15 E-T_6916K-Q08N-00L 11 14 R138 @
16 15 <8> USB20_N6 12 USBDM nXRES 13
KSO15 CONN@ 0_0603_5%
KSO16 17 16 +VDDD_M 1 @ 2 VCCD VSSD 25 T25 2 1
17 +3VALW +TP_VCC 2 thermal pad +TPUSB_VCC
KSO17 18 R139 R147 TPUSB@
KSI0 19 18 U78 0_0402_5% CY7C65211-24LTXI_QFN24_4X4 0_0603_5%
KSI1 20 19 1 1 @ 2
20 VOUT 1 +TPUSB_VCC
KSI2 21 5 C523 @ R145 1
KSI3 22 21 VIN 4.7U_0603_6.3V6K 0_0402_5%
KSI4 23 22 2 C43 TPUSB@
KSI5 24 23 4 GND 2 +3VS 1U_0402_6.3V6K
KSI6 25 24 27 SS 2 +3VS
25 G1 1
2
KSI7 26 28 @ C1280 3
26 G2 EN TP_3V_EN <15>
G
1U_0402_6.3V6K
AP2821KTR-G1_SOT23-5
2
E-T_6905-E26N-01R 2 TP_I2C_INT#_D 3 1 TP_I2C_INT# TP I2C to bridge & EC
CONN@
G
+TP_VCC TPUSB@ Q87 2N7002K_SOT23-3 TP_I2C_CLK 1 6 I2C_CLK
SP01000IJ00 <15> TP_I2C_CLK
R126 1 2 0_0402_5%
D
RP19 @ TPUSB@ TPUSB@
KSI[0..7] TP_CLK 1 8 +3VALW Q2505B Q2505A
KSI[0..7] <15>
5
TP_DATA 2 7 DMN66D0LDW-7_SOT363-6
KSO[0..17] APU_SCLK1 3 6 +TP_VCC DMN66D0LDW-7_SOT363-6
G
KSO[0..17] <15> 4 5 4 3
APU_SDATA1 TP_I2C_DAT I2C_DAT
<15> TP_I2C_DAT
D
4.7K_0804_8P4R_5% R122 1 @ 2 0_0402_5%
G
R123 1 @ 2 0_0402_5%
+TP_VCC 1 3 TP_I2C_INT#
<7> TP_I2C_INT#_APU
RP20 TP SMBus to CPU
S
I2C_DAT 1 8 @ Q92 2N7002K_SOT23-3
KB BackLight Conn. Reserve I2C_CLK 2 7 R150 1 @ 2 0_0402_5%
<7> APU_SCLK1
APU_SCLK1 R135 1 TPSM@ 2 0_0402_5% I2C_CLK
TP_I2C_INT# 3 6
+5VS 4 5 TPUSB_X1 APU_SDATA1 R136 1 TPSM@ 2 0_0402_5% I2C_DAT
<7> APU_SDATA1
JBL1 Y9 @
S
3 1 +5VS_BL 4 6 2.2K_0804_8P4R_5% 4 1
+5VALW 3 4 G2 5 USB20_P6 R127 1 @ 2 0_0402_5% USB20_P6_R
BL@ 2 3 G1 +3VS USB20_N6 R128 1 @ 2 0_0402_5% USB20_N6_R
R451 Q44 1 2 RP24 @
G
2
33P_0402_50V8J
C62
33P_0402_50V8J
C73
CONN@ TP_I2C_INT#_D 3 6 12MHZ_18PF_7V12000001
1
10K_0402_5%
R452
1 RS@ 2 SP01000Z300 TP_I2C_INT#_APU4 5 Part Number = SJ10000C210 I2C_DAT R143 1 TPUSB@2 0_0402_5% I2C_DAT_R
R592 @ @ PCB Footprint = Y_CRG3201212_4P I2C_CLK R142 1 TPUSB@2 0_0402_5% I2C_CLK_R
1
0_0402_5% 1 2.2K_0804_8P4R_5% @
2
D
1
<15> KBL_EN# 2 C524
G 0.1U_0603_25V7K
Q85 @ S 2
@
2N7002K_SOT23-3
3
LED6 +3VALW
PWR/B
<15> BATT_BLUE_LED# BATT_BLUE_LED# 1 2 1 2
JPWR1 B R699 200_0402_5%
1
1 +3VALW
2 +3VLP <15> BATT_AMB_LED# BATT_AMB_LED# 3 4 1 2
2 3 A R698 390_0402_5%
3 LID_SW# <15>
4 PWR_LED#
7 4 5 ON/OFFBTN# LTST-C295TBKF-CA_AMBER-BLUE
8 G1 5 6 LED7
G2 6
ACES_51524-0060N-001 PWR_LED# 1 2 1 2
<15> PWR_LED# B
CONN@ R700 200_0402_5%
+3VLP PWR_SUSP_LED# 3 4 1 2
ON/OFF BTN <15> PWR_SUSP_LED# A R701 390_0402_5%
2
R534 LTST-C295TBKF-CA_AMBER-BLUE
100K_0402_5%
SW3
TJE-532QR5_6P
1
3 1 ON/OFFBTN#
ON/OFFBTN# <15> Security Classification Compal Secret Data Compal Electronics, Inc.
4 2 2014/03/27 2016/03/27 Title
Issued Date Deciphered Date
P21-PBTN/LIDSW/LED/KB/TP
6
5
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 22 of 34
A B C D E
@ @ C22 @ 2
C42 C41 1U_0402_6.3V6K 15 JUMP_43X79 @
.1U_0402_16V7K .1U_0402_16V7K GPAD C25
2 2 TPS22966DPUR_SON14_2X3 .1U_0402_16V7K
1
+0.95VALW U4 +0.95VS
AO4304L_SO8
8 1
1 7 2
+0.95VS
4.7U_0603_6.3V6K
C939
1U_0402_6.3V6K
C46
C940 6 3 1 1
4.7U_0603_6.3V6K 5
2
3 3
1
2 @2
R1671 @
470_0603_5%
+5VALW
1 2
1 2 0.95VS_GATE
+0.95VALW to +0.95VS R1674
4.7K_0402_5%
1
C16 D Q83 @
1
.1U_0402_16V7K 0.95VS_PWR_EN# 2 2N7002K_SOT23-3
D G
2 2 S
<15> 0.95VS_PWR_EN#
G
3
S Q84
2N7002K_SOT23-3
3
4 4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
P22-DC INTERFACE
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size
Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 23 of 34
A B C D E
5 4 3 2 1
C C
B B
A A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
HW-PIR
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
C 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B232P
Date: Thursday, March 27, 2014 Sheet 24 of 34
5 4 3 2 1
A B C D
1 VIN 1
1
GND EMI@ PC102 EMI@ PC103
100P_0603_50V8 1000P_0603_50V7K
2
2 2
3 3
@PR111
@ PR111
0_0402_5%
1 2
+3VLP +CHGRTC
- PBJ101 @ + PR112
560_0603_5%
PR113
560_0603_5%
2 1 1 2 1 2
+RTCBATT
ML1220T13RE
4 4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DCIN
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Thursday, March 27, 2014 Sheet 25 of 34
A B C D
A B C D
+3VLP
@ PJP201
WAFER SUYIN 200109MS020G209ZR 20P P2
1 2
1 2
1
3 4 @ PC202
3 4
1
PR209 100_0402_1% 0.1U_0603_25V7K
2
2 1 EC_SMDA 5 6 TH 2 1
1
<15,27> EC_SMB_DA1 5 6 +3VLP 1
2
9 10 PR210
9 10
1
1K_0402_1% @ PU201
11 12 @ PR206 1 8
11 12 VCC TMSNS1
1
100K_0402_1%
13 14 2 7 2 1
13 14 PR211 GND RHYST1
1
15 16 0_0402_5% MAINPWON 3 6 @ PR207
15 16 <15,28> MAINPWON OT1 TMSNS2 47K_0402_1% @ PH201
2
17 18 4 5 100K_0402_1%_B25/50 4250K
17 18 OT2 RHYST2
19 20 G718TM1U_SOT23-8
2
19 20
EMI@ PL201
HCB2012KF-121T50_0805
1 2 BATT+ <>
BATT_S1 EMI@ PL202
HCB2012KF-121T50_0805
1 2
1
EMI@ PC201
1000P_0402_50V7K
2
2014/01/02 update
For KB9012 For KB9022 For KB9022
2
---Battery_pin define---
PIN1 GND
---Battery Con_pin define---
PIN8 GND 92℃ 1.0V 40W 43W,0.73V 34.4W,0.59V
56℃
PIN2 GND PIN7 GND
PIN3 SMD PIN6 SMD
PIN4 SMC PIN5 SMC 2.0V
PIN5 TS PIN4 TS
PIN6 B/I PIN3 B/I
PIN7 Batt+ PIN2 Batt+
PR216 16.9K ohm
PIN8 Batt+ PIN1 Batt+
2013/10/22 Modify
PH201,PH202 change to common part.
PH201 under CPU botten side :
2013/12/16 Modify
CPU thermal protection at 92 degree C ( shutdown )
2013/10/02 Delete PR223.(remove HW hysteresis)
Recovery at 56 degree C +EC_VCCA
Add for ENE9022 Battery Voltage drop detection.
Connect to ENE9022 pin64 AD1.
3 ADP_I <15,27> 3
1
B+=9V PR216
16.9K_0402_1% PR202
10K_0402_1%
B+
2
9022@
1
PR230
80.6K_0402_1%
<15> 9012_PH1 9012_VCIN <15>
@ PR229
2
1
0_0402_5%
1 2 PH202
VCIN1_BATT_DROP<15> 2013/10/25 Modify 100K_0402_1%_B25/50 4250K
PR227(9012@) change to 26.1K ohm. B value:4250K±1%
2
1
2014/02/07 Modify
2
1
0.1U_0402_25V6 10K_0402_1%
1
1_0402_1%
PR226
PR203
2
0_0402_5%
PR225
44.2K_0402_1%
For 40W adapter==>action 43W , Recovery 34.4W
2
@
@
2
2
4 4
ECAGND
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2014/03/27 Deciphered Date 2016/03/27 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
BATTERY CONN / OTP
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Thursday, March 27, 2014 Sheet 26 of 34
A B C D
A B C D
1
PQ201 D
Vds = 60V
2
G Id = 250mA SD00000S120 B+
PL302 change to common part.
2013/11/29 Modify
S 2N7002KW _SOT323-3
PL301 change to common part.
3
PR302
PR301 Rds(on) = 15.8mohm max
1 2 1 2
Vgs = 20V
Rds(on) = 15.8mohm max
1M_0402_5% 3M_0402_5% Vds = 30V
1
Vgs = 20V 1
2200P_0402_25V7K
10U_0805_25V6K
10U_0805_25V6K
2 3
2200P_0402_50V7K
0.1U_0402_25V6
0.1U_0402_25V6
PQ303
4
@EMI@ PC306
1
1
PC303
PC304
EMI@ PC305
PQ302 0_0402_5% AON7506_DFN33-8-5
0.01U_0402_50V7K
PC301
@ PR304
4
1
1
AON6414AL_DFN8-5 VIN PQ304
PC302
PC307
AON7506_DFN33-8-5
2
2
VF = 0.5V
2
2
3
2
PD301
BQ24725A_ACDRV_1 BAS40CW _SOT323-3
0.1U_0402_25V6
BQ24725A_BATDRV 1 2BQ24725A_BATDRV_1
0.1U_0402_25V6
Rds(on) = 30mohm max
1
1
PC308
PR305
PC310
Vgs = 20V
1 1
1 2
10_1206_1%
PC311 4.12K_0603_1%
0.047U_0402_25V7K Vds = 30V
PR306
2
PC309 1 2
0.1U_0402_25V6
ID = 7A (Ta=70C)
VF = 0.37V
5
2.2_0603_5%
AON7408L_DFN8-5
PR307
PD302
BQ24725A_VCC2
RB751V-40_SOD323-2
PQ305
PR308 Power loss: 0.32W for 3.5A
BQ24725A_ACP
0_0402_5% 7X7X3
BQ24725A_REGN
CSR rating: 1W
BQ24725A_BST2
2
DH_CHG 1 2 4
Isat: 3.5A
BQ24725A_LX
VSRP-VSRN spec < 81.28mV
4.12K_0603_1%
4.12K_0603_1%
2 2
1
PC312 BATT+
PR309
PR310
DH_CHG
1 2 PL302
10UH_3.5A_20%_7X7X3_M PR311
3
2
1
1U_0603_25V6K 1 2 0.01_1206_1%
BQ24725A_ACN
BQ24725A_LX 1 2 CHG 1 4
2
PC313
1U_0603_25V6K 2 3
20
19
18
17
16
5
PU301
AON7408L_DFN8-5
CSON1
CSOP1
1
680P_0402_50V7K 4.7_1206_5%
VCC
PHASE
HIDRV
BTST
REGN
10U_0805_25V6K
10U_0805_25V6K
21
0.1U_0402_25V6
0.1U_0402_25V6
PQ306
PC314
PC315
1
1
1 15 DL_CHG
ACN LODRV 4
PC316
PC317
2
2
2 14
ACP GND PR313
2
1
BQ24725ARGRR_QFN20_3P5X3P5 10_0603_1%
3
2
1
BQ24725A_CMSRC 3 13 SRP1 2 CSOP1
CMSRC SRP
1
PR314
2
6.8_0603_1%
BQ24725A_ACDRV 4 12 SRN1 2 CSON1
2
ACDRV SRN PC318
0.1U_0603_16V7K
1 2 5 11 BQ24725A_BATDRV **Design Notes**
+3VLP ACOK BATDRV
PR315 100K_0402_1%
ACDET
#For 65 /90W system, 3S1P/3S2P battery
IOUT
SDA
SCL
ILIM
Maximum Charging current 3.5A
<15> ACIN Maximum Battery discharge power 55W.
#Register Setting
6
10
+3VALW
3
1. 0X12 bit8 set 0 (default 1) to disable IFAULT HI if add ISN choke 3
BQ24725A_ACDET
PR316
1. ACOK,ILIM pull high voltage need base on 3/5V enable control
100K_0402_1%
316K_0402_1%
0.01U_0402_25V7K
1
2. Use 10X10 choke and 3X3 H/L Side MOSFET
PC320
PR317
1
PR318 Charge current 3.5A
422K_0402_1%
VIN
1 2 Power loss : 1.82W
2
Power density : 0.81 (15X15)
2
66.5K_0402_1%
1
PC322
PR319
Close EC chip
4 4
Vin Dectector
Min. Typ Max.
L-->H 17.16V 17.63V 18.12V
H-->L 16.76V 17.22V 17.70V
Security Classification Compal Secret Data Compal Electronics, Inc.
VILIM = 20*ILIM*Rsr Issued Date 2014/03/27 Deciphered Date 2016/03/27 Title
ILIM = 3.3*100/(100+316)/20/0.01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
CHARGER
= 3.966 A AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS 1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Thursday, March 27, 2014 Sheet 27 of 34
A B C D
A B C D E
1 1
1
150K_0402_1%
PU401 PC402 PR403
B+
PR404
EMI@ PL401 7 1 0.01U_0402_25V7K 1K_0402_5%
EN2 EN1 3V_EN <15>
HCB2012KF-121T50_0805 1 2 1 2
2200P_0402_50V7K
1 2 3V_VIN 8 3 3V_FB
IN FB PR401 PC403
2
10U_0805_25V6K
10U_0805_25V6K
@EMI@ PC401
EMI@ PC404
0.1U_0402_25V6
6 1
BST_3V 2 1 2
BS
1
1
PC406
2.2_0603_5%
PC405
0.1U_0603_25V7K
PL402
2
2
10 LX_3V 1 2
@ LX +3VALWP
9 4 1.5UH_PCMB053T-1R5MS_6A_20%
GND OUT
@EMI@
22U_0603_6.3V6M
22U_0603_6.3V6M
22U_0603_6.3V6M
22U_0603_6.3V6M
PR405
1
1
680P_0603_50V7K 4.7_1206_5%
2 5
+3VALWP PG LDO +3VLP
PC407
PC408
PC409
PC410
22u Capacitor change to 0603 size.
1
SY8208BQNC_QFN10_3X3
2
PC411 2013/10/16 modify.
1 3V_SN
4.7U_0603_6.3V6M
2
1
@EMI@
PC412
3.3V LDO 150mA~300mA
2
2
2 2
Vout is 3.234V~3.366V
<15> SPOK
TDC=6A
@ PJ401
+3VALWP 1 2 +3VALW
1 2
JUMP_43X118
B+ EMI@ PL403 EN1 and EN2 dont't floating
HCB2012KF-121T50_0805
1 2 5V_VIN
@ PJ402
Vout is 4.998V~5.202V +5VALWP 1 2 +5VALW
1 2
2200P_0402_50V7K
10U_0805_25V6K
10U_0805_25V6K
0.1U_0402_25V6
1
PC414
PC415
EMI@ PC417
@EMI@ PC418
BS
@
PL404
9 10 LX_5V 1 2 +5VALWP
GND LX
VCC_3V 5 4 1.5UH_PCMB053T-1R5MS_6A_20%
VCC OUT
22U_0603_6.3V6M
22U_0603_6.3V6M
22U_0603_6.3V6M
22U_0603_6.3V6M
22U_0603_6.3V6M
22U_0603_6.3V6M
PR408
680P_0603_50V7K 4.7_1206_5%
1
@EMI@
2 7
VL
SPOK_5V
PG LDO
1
PC419
PC420
PC421
PC422
PC423
@ PC427
@ PC428
3 3
4.7U_0603_6.3V6M
SY8208CQNC_QFN10_3X3
2
1 5V_SN
2
2
1
PC424
4.7U_0603_6.3V6M
1
0_0402_5%
@ PR413
PC425
@EMI@
2
2
PR409
22u Capacitor change to 0603 size.
SPOK
2.2K_0402_5%
<15> EC_ON
1 2 5V LDO 150mA~300mA 2013/10/16 modify.
reserve PC427,PC428 for IC Application.
@PR410
@ PR410
1 2 Add non-pop PR413 for Test. 2013/11/29 modify.
<15,26> MAINPWON 0_0402_5% 2013/11/04 modify.
3V5V_EN
1M_0402_1%
4.7U_0402_6.3V6M
1
PC426
4 4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
+3VALW/+5VALW
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Thursday, March 27, 2014 Sheet 28 of 34
A B C D E
5 4 3 2 1
D D
2200P_0402_50V7K
10U_0805_25V6K
10U_0805_25V6K
0.1U_0402_25V6
+1.5VP
1
1
@EMI@ PC502
EMI@ PC503
PC504
PC505
DH_1.5V +0.75VSP
2
2
SW _1.5V
10U_0805_6.3V6K
10U_0805_6.3V6K
1
1
PC501
PC506
PC507
5
0.1U_0603_25V7K
16
17
18
19
20
2
C PU501 C
AON7408L_DFN8-5
2
2013/10/22 Modify
VLDOIN
PHASE
UGATE
BOOT
VTT
21
PAD
PL502,PC509 change to common part.
PQ501
4 DL_1.5V 15 1
LGATE VTTGND
14 2
PL502 PR502 PGND VTTSNS
1
2
3
1UH_11A_20%_7X7X3_M 22.6K_0402_1%
1 2 1 2 CS_1.5V 13 3
+1.5VP PC508 CS RT8207MZQW _W QFN20_3X3 GND
1
1U_0603_10V6K
330U_2.5V_ESR17M_6.3X4.5
5
1 2 12 4 VTTREF_1.5V
VDDP VTTREF
ESR=17m ohm
1 4.7_1206_5% 5.1_0603_5%
1 2 VDD_1.5V 11 5
+5VALW +1.5VP
1 2
VDD VDDQ
1
+
PGOOD
PQ502
PC509
4 PC510
TON
1
@EMI@ PC512 0.033U_0402_16V7K
FB
S5
S3
2
2 680P_0402_50V7K PC513
+5VALW
2
1U_0603_10V6K
10
6
1
2
3
FB_1.5V
EN_0.75VSP
TON_1.5V
PR506
EN_1.5V
10K_0402_1%
2013/10/14 update PR507 1 2 +1.5VP
887K_0402_1%
B 1 2 B
PQ502__AON7702A EOL chang 1.5V_B+
1
-->AON7506_SB000010A00
@ PR509 PR508
0_0402_5% 10K_0402_1%
MOSFET: 3x3 DFN 1 2
<15> SYSON
2
Mode Level +0.75VSP VTTREF_1.5V H/S Rds(on): 27mohm(Typ), 34mohm(Max)
S5 L off off
1
Idsm: 7.5A@Ta=25C, 5.5A@Ta=70C @ PC514
S3 L off on 0.1U_0402_10V7K
S0 H on on
2
L/S Rds(on): 13mohm(Typ), 15.8mohm(Max)
Idsm: 12A@Ta=25C, 10.5A@Ta=70C @ PR510
Note: S3 - sleep ; S5 - power off
0_0402_5%
Choke: 7x7x3 1 2 @ PJ501
<15,23> SUSP# +1.5VP 1 2 +1.5V
Rdc=8.3mohm(Typ), 10mohm(Max) 1 2
1
JUMP_43X118
@ PC515 @ PJ502
for this project 0.1U_0402_10V7K 1 2
2
Switching Frequency: 285kHz 1 2
Ipeak=11A JUMP_43X118
OCP:15.939A~13.371A PJ503
@
OVP: 110%~120% 1 2
+0.75VSP 1 2 +0.75VS
VFB=0.75V, Vout=1.515V JUMP_43X39
A A
4
1UH_2.8A_30%_4X4X2_F
+3VALW 1 2 10 2 LX_1.8V 1 2
PG
1 2 PVIN LX +1.8VALWP
9 3
Rup
68P_0402_50V8J
22U_0603_6.3V6M
JUMP_43X79 PVIN LX
1
PC601
@EMI@ PR603
4.7_0603_5%
1
8
PC602
22U_0603_6.3V6M
22U_0603_6.3V6M
SVIN
1
PR604
2
6
PC603
PC604
20K_0402_1%
22u Capacitor change to 0603 size.
2
5 FB
2
EN
2013/10/16 modify.
NC
NC
@ PR601
TP
0_0402_1% FB_1.8V
1 2 +1.8VSP_ON
<15,31> 0.95_1.8VALW_PWREN
11
1
Rdown
1
0.1U_0402_16V7K
1
PC605
@EMI@ PC606
680P_0402_50V7K
1
SY8033BDBC_DFN10_3X3 PR606
10K_0402_1%
2
2
2
Note: Vout=0.6V* (1+Rup/Rdown)
When design Vin=5V, please stuff snubber
B to prevent Vin damage B
@ PJ602
Delete PR605,because same net name have two PD resister in circuit. 1 2
2013/11/29 modify. +1.8VALWP 1 2 +1.8VALW
JUMP_43X79
A A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
+1.8VALWP
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Thursday, March 27, 2014 Sheet 30 of 34
5 4 3 2 1
5 4 3 2 1
D D
1
1M_0402_1%
@ PC702 Add 22u*2 capacitor,
0.22U_0402_10V6K
Chock change to 0.68u.
2
PR703
meet DC-DC design check form.
2
2013/10/02 Modify.
@EMI@ PR704 @EMI@ PC703
4.7_1206_5% 680P_0603_50V7K
EMI@ PL701 1 2SNB_0.95V 1 2
HCB2012KF-121T50_0805 PU701
B+ 1 2 B+_0.95V 8
IN EN
1 PR705
0_0603_5%
PC706
0.1U_0603_25V7K
10U_0805_25V6K
10U_0805_25V6K
6 1
BST_0.95V 2 1 2 PL702 TDC 8A
0.1U_0402_25V6
2200P_0402_50V7K
BS
1
0.68UH_PCMC063T-R68MN_15.5A_20%
@EMI@ PC704
PC707
PC705
LDO_3V 9 10 LX_0.95V 1 2
+0.95VALWP
EMI@ PC701
GND LX
2
11.8K_0402_1%
47U_0805_6.3V6M
47U_0805_6.3V6M
22U_0603_6.3V6M
22U_0603_6.3V6M
22U_0603_6.3V6M
22U_0603_6.3V6M
1
330P_0402_50V7K
1
1
@ PR706 4
PR707
FB
PC708
PC709
PC710
PC711
PC712
PC716
PC715
0_0402_5%
ILMT_0.95V3 7
Rup
+3VALW 22u Capacitor change to 0603 size.
2
ILMT BYP
2
4.7U_0603_6.3V6K
2
PC714
1
SY8208DQNC_QFN10_3X3
PC713
FB = 0.6V
2
1
@ PR708
2
0_0402_5% PR709
Rdown
2
20K_0402_1%
2
@ PJ701
Pin 7 BYP is for CS.
The current limit is set to 8A, 12A or 16A when this pin +0.95VALWP 1 2
B Common NB can delete +3VALW and PC714 1 2 +0.95VALW B
is pull low, floating or pull high JUMP_43X118
VFB=0.6V
Vout=0.6V* (1+Rup/Rdown)
Vout=0.954V
A A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
+0.95VALWP
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS C 1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Thursday, March 27, 2014 Sheet 31 of 34
5 4 3 2 1
5 4 3 2 1
2013/10/16 Modify
PQ801,PQ803 change to AON6552.
<6> APU_VDD_RUN_FB_L APU_VDD_SEN <6> PQ802,PQ804,PQ805 change to AON6554.
Module model information
1
PC802
0.01U_0402_50V7K CPU_B+
10_0402_5% 10_0402_5% RT8880A_V1A.mdd for IC portion EMI@ PL801
2
1 2 1 2 HCB2012KF-121T50_0805
+APU_CORE
1 2
D PR802 PR803 RT8880A_V1B.mdd for SW portion B+ D
680P_0402_50V7K
10U_0805_25V6K
10U_0805_25V6K
AON6552_DFN5X6-8-5
1
@ PC803
1
PQ801
PC804
PC801
2
PR801 0_0603_5%
UGATE_NB1 1 2 4
2
1
1 2
2K_0402_1%
@ PR804
@ PC805 PR805 PL802
330P_0402_50V7K 2.2_0603_1% PC806 0.36UH_PDME064T-R36MS_24A_20%
3
2
1
PR806 PR807 1
BOOT_NB1 2 1 2
BOOT_NB1-1 1 4
+APU_CORE_NB
2
10K_0402_1% 64.9K_0402_1%
1 2 1 2 PR808 0.22U_0603_25V7K 2 3
4.7_1206_5%
CPU_B+
1
1 2 PR810
PQ802
1 2 1 2 PC808
2
LGATE_NB1 4 .1U_0402_16V7K
SNB_APU_NB
1
+5VS
680P_0603_50V7K
@ PR811
0_0402_5%
3
2
1
2
1 2
TONSET
COMP
FB
ISEN1N
ISEN1P
+5VS
ISENA1N-1
ISENA1P
PR812
PU801 910_0402_1%
13
12
11
10
1
RT8880BGQW_WQFN52_6X6 ISENA1N 1 2
2013/10/22 Modify
PWM3
BOOT2
UGATE2
VSEN
ISEN3N
ISEN1N
ISEN2N
TONSET
COMP
FB
ISEN3P
ISEN1P
ISEN2P
APU_CORE_NB
0.1U_0402_25V6
1
53
PH801,PH802 change to common part.
PC811
GND
14 52 @ PR813
+5VS TDC 13A
C C
2
RGND PHASE2 0_0402_1% @ Peak Current 17 A
IMON 15 51 PVCC 1 2
IMON LGATE2 OCP current > 33A
VREF 16 50 PVCC
V064 PVCC VCC 1 2
Load line -4mV/A
PC812 IMONA
1U_0402_6.3V6K +1.5VS
17
IMONA LGATE1
49 LGATE1
PR814
FSW=450kHz
2.2U_0603_10V7K
2.2U_0603_10V7K
DCR 1.4mohm +/-5%
1
1 2 VDDIO 18 48 PHASE1 10_0603_5%
PC813
PC814
VDDIO PHASE1
<6> APU_PWRGD
19 47 UGATE1 TYP MAX
2
PWROK UGATE1
20 46 BOOT1
H/S Rds(on) :6.7mohm , 8.5mohm
<6> APU_SVC SVC BOOT1
21 45 LGATE_NB1
L/S Rds(on) :3mohm , 3.8mohm
<6> APU_SVD SVD LGATEA1
22 44 PHASE_NB1
<6> APU_SVT SVT PHASEA1 CPU_B+
16K_0402_1%
24.9K_0402_1%
OFS 23 43 UGATE_NB1
OFS UGATEA1
PR815
PR816
OFSA 24 42 BOOT_NB1
OFSA BOOTA1
5
1
10U_0805_25V6K
10U_0805_25V6K
0.1U_0402_25V6
2200P_0402_50V7K
AON6552_DFN5X6-8-5
1
SET1 25 41
@EMI@ PC818
EMI@ PC819
68U_25V_M
0_0402_5%
0_0402_5%
+5VS
2
SET1 PWMA2
1
PR819 +
@ PR817
@ PR818
1
SET2 26 40 1 2 CPU_B+
PQ803
PC816
PC817
PC815
SET2 PGOODA TONSETA PR820 0_0603_5%
ISENA2N
ISENA1N
ISENA2P
ISENA1P
2
2
PGOOD
1 2 4
COMPA
110K_0402_1% UGATE1
VSENA
OCP_L
2
2
IBIAS
VCC
FBA
1 2 1 2 2.2_0603_1% 0.36UH_PDME064T-R36MS_24A_20%
27
28
29
30
31
32
33
34
35
36
37
38
39
3
2
1
BOOT11 2 1
BOOT1-1 2 1 4
19.6K_0402_1%
1
PR824
PH802
@EMI@ PR828
ISENA1P
COMPA
4.7_1206_5%
5
5
VCC
16.9K_0402_1% 0.22U_0603_25V7K
FBA
1 IBIAS
AON6554_DFN5X6-8-5
AON6554_DFN5X6-8-5
1
PR829
<15,6,7> PROCHOT# 1 2 2.61K_0402_1%
+3VS
2
VREF 1 2 1 2
PQ804
PQ805
B Pull high at HW side PR826
B
100K_0402_1%
1 2
VR_ON <15> SNB_APU .1U_0402_16V7K
0.1U_0402_25V6
0.1U_0402_25V6
1
1
PC822
PC823
@EMI@ PC824
680P_0603_50V7K
2
2
3
2
1
3
2
1
2
1
PC831 @ PR831
0.1U_0402_25V4K 4.12K_0402_1%
2
560P_0402_50V7K ISEN1P
ISEN1N-1
PR832 PR833
1 2 1 2 PR838
1
@ 910_0402_1%
97.6K_0402_1% 10K_0402_1%
PC827 APU_core ISEN1N 1 2
@ PR837
1 2 TDC 20A
0.1U_0402_25V6
Peak Current 25A
1
2K_0402_1% 330P_0402_50V7K
@ PC828
2
2
1
@ PC829
Load line -4mV/A
APU_VDD_RUN_FB_L
APU_VDDNB_SEN
<6>
680P_0402_50V7K FSW=450kHz
2
1 2
PR843 PR844 PR845
+APU_CORE_NB TYP MAX
1
A A
Delete PR834.PR835.PR836.PR839.PR840.PR841,
follow vender FAE suggest.
2013/11/29 modify. Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2014/03/27 Deciphered Date 2016/03/27 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
APU_CORE/APU_CORE_NB
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Thursday, March 27, 2014 Sheet 32 of 34
5 4 3 2 1
5 4 3 2 1
10U_0805_6.3V6M
10U_0805_6.3V6M
10U_0805_6.3V6M
1
1
PC901
PC905
PC906
10U_0805_6.3V6M
10U_0805_6.3V6M
10U_0805_6.3V6M
10U_0805_6.3V6M
1
1
2
PC902
PC903
PC904
PC907
2
2
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1
1
PC908
PC909
PC910
PC911
PC912
1
PC913
PC914
PC915
PC916
PC917
2
2
C C
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1U_0402_6.3V6K
1
1
PC918
PC919
PC920
PC921
PC922
PC923
1
PC924
PC925
PC926
PC927
@ PC928
2
2
180P_0402_50V8J
0.22U_0402_16V7K
180P_0402_50V8J
PC929
PC930
1
PC931
1
2
2
B B
+APU_CORE +APU_CORE_NB
560U_D2_2VM_R4.5M
560U_D2_2VM_R4.5M
330U_D2_2V_Y
330U_D2_2V_Y
330U_D2_2V_Y
1 1 1 1 1
+ + + + +
PC932
PC933
@ PC934
PC935
@ PC936
2 2 2 2 2
A A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
APU_CORE/APU_CORE capacitor
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Thursday, March 27, 2014 Sheet 33 of 34
5 4 3 2 1
5 4 3 2 1
Design Change. Design Change of Diode Application. 0.2 25 Change PD101 to SCSS4004010(S SCH DIO BAS40-04 SOT23). 2013/11/29 DVT
D 1 D
Design Change. Design Change of IC Application. 0.2 28 Add non-pop component PC427,PC428. 2013/11/29 DVT
2
Design Change. reduce part count. 0.2 30 Delete PR605 PD resister. 2013/11/29 DVT
3
Design Change. reduce part count. 0.2 32 Delete @PR834.@PR835.@PR836.@PR839.@PR840.@PR841. 2013/11/29 DVT
4
Design Change. Design Change of common part. 0.2 27 Change PL301 to SH00000YG00 2013/11/29 DVT
5 (S COIL 1UH +-30% 2.8A 4X4X2 FERRITE).
Design Change. Design Change of EC Type Application. 0.2 28 Add PD401 SCS00000Z00(S SCH DIO RB751V-40 SOD-323) 2013/11/29 DVT
C
6 C
Design Change. Design Change of Circuit Application. 0.2 26 Delete PR223.(remove HW hysteresis) 2013/12/16 DVT
7
Design Change. Design Change of Circuit Application. 0.2 27 Change PQ303,PQ304 to SB000010A00(S TR AON7506 1N DFN). 2013/12/19 DVT
8
Design Change. Design Change of Circuit Application. 0.2 26 Add PL202 SM01000C000 2013/12/19 DVT
9 (S SUPPRE_ TAI-TECH HCB2012KF-121T50 0805)
10 Design Change. Design Change of Circuit Application. 0.2 26 Change PR211 to SD028000080(S RES 1/16W 0 +-5% 0402). 2013/12/25 DVT
B
11 Design Change. Design Change of Circuit Application. 0.2 28 Change PC426 to pop. 2013/12/25 DVT
B
12 Design Change. Design Change of Circuit Application. 0.2 26 Change PR216 to SD034162280(S RES 1/16W 16.2K +1% 0402). 2013/12/25 DVT
13 Design Change. Design Change of Circuit Application. 0.2 26 Change PR216 to SD034169280(S RES 1/16W 16.9K +-1% 0402). 2014/01/02 DVT
14 Design Change. Design Change of Circuit Application. 0.2 26 Change PR202 to SD034100280(S RES 1/16W 10K +-1% 0402). 2014/01/02 DVT
15 Design Change. Design Change of Circuit Application. 0.2 26 Change PR203 to SD034442280(S RES 1/16W 44.2K +-1% 0402). 2014/01/02 DVT
16 Design Change. Design Change of Circuit Application. 0.3 30.31.32 Change PR813,PR601,PR706,PR702, 2014/02/07 PVT
A to SD028000080(S RES 1/16W 0 +-5% 0402). A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
PWR_PIR
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom 1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Thursday, March 27, 2014 Sheet 34 of 34
5 4 3 2 1