Professional Documents
Culture Documents
•
400G/PAM-4 designs
Rob Sleigh
• Steve Reinhold
• Introduction
o Why use Pulse Amplitude Modulation 4-Level (PAM-4)?
o Review Standards using PAM-4
• Summary
• Q&A
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 2
Why does the industry need PAM-4?
Enables higher data throughput
• NRZ > 28 Gb/s limits trace length
or increases cost
• 4 amplitude levels
• 2 bits of information in every symbol
~ 2x throughput for the same Baud rate
28 GBaud PAM-4 = 56 Gb/s
• Lower SNR, more susceptible to noise
• More complex TX/RX design, higher cost
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 3
Challenges moving from NRZ to PAM-4
Design and Measurement
• ....
• ....
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 4
Current Draft Standards and IAs using PAM-4
Optical
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 5
System Architectures - Optical
Parallel vs WDM (Wavelength-division multiplexing)
• WDM (right) only requires one fiber, but requires more complex Tx/Rx (WD Mux/Demux)
• Unless otherwise specified, all Tx optical measurements performed through a short patch
cable (2m-5m)
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 6
Current Draft Standards and IAs using PAM-4
Electrical – Chip-to-Chip (C2C), Chip-to-Module (C2M)
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 7
Current Draft Standards and IAs using PAM-4
Electrical – copper cable, circuit board, and backplane
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 8
Overview of IEEE P802.3bs™/D3.0, 10th January 2017
PAM-4 used in 200 Gb/s and 400 Gb/s Operation
Channel Signaling Rate Modulation
Name # of lanes Reach Reference Receiver Defined in IEEE
(Medium) (each lane) Format
4 TDECQ with 4th Order BT filter,
200GBASE-DR4 SM 2m to 500 m 26.5625 GBd PAM4 Clause 121
Parallel Fibres BW 19.34 GHz
Optical
Electrical
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 9
Overview of IEEE P802.3cd™/ D1.2, 3rd February 2017
PAM-4 used in 50 Gb/s, 100 Gb/s, and 200 Gb/s Operation
Channel Signaling Rate Modulation
NEW ! Name # of lanes
(Medium)
Reach
(each lane) Format
Reference Receiver Defined in IEEE
BW 19.34 GHz
TDECQ with 4th Order BT filter,
50GBASE-LR 1 Fibre SM Fibre 2 m to 10 km 26.5625 GBd PAM4 Clause 139
BW 19.34 GHz
4th Order BT filter,
Electrical
Backplane BW 33 GHz
TDECQ with 4th Order BT filter,
P802.3cd™/
P802.3cd™
BW 38.68 GHz
100 Gb/s PHY
• New proposal: 802.3cd adds support for 50/100/200 Gb/s for MM / SM / Copper Cable / Backplane applications
• Many “compliant” measurements require:
o Clock Recovery, Loop BW 4 MHz (all PAM-4)
o Reference Receiver with 4th Order Bessel-Thomson frequency response
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 10
Understanding the application space
Typical implementation: Ethernet Switch using 400GBASE-FR8 Optical Link
Both IEEE and OIF-CEI are used
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 11
Patterns
Test patterns for PAM-4 encoded signals defined in IEEE P802.3bs
• JP03A - The JP03A test pattern is a repeating PAM4 Test Patterns
{0,3} sequence (clock) Pattern Pattern Description Defined in Clause
Square Wave Square wave (8 threes, 8 zeros) 120.5.11.2.4
– No longer used in 802.3bs/cd. 3 PRBS31Q 120.5.11.2.2
4 PRBS13Q 120.5.11.2.1
• JP03B - The JP03B test pattern is a repeating 5
6
Scrambled Idle
SSPRQ
119.2.4.9
120.5.11.2.3
sequence of {0,3} repeated 15 times followed by
{3,0} repeated 16 times (clock with a phase shift)
- No longer used in 802.3bs/cd
• PRBS13Q - The PRBS13Q test pattern is a repeating 8191-symbol sequence formed by Gray
coding pairs of bits from two repetitions of the PRBS13 pattern into PAM-4 symbols as described in
120.5.7. (Note: PRBS13Q is different from QPRBS13 defined in IEEE 802.3-2015 (bj) Clause 94)
• PRBS31Q - The PRBS31Q test pattern is a repeating 2^31-1 symbol sequence formed by Gray
coding pairs of bits from two repetitions of the PRBS31 pattern defined in 49.2.8 into PAM-4
symbols as described in 120.5.7.
• SSPRQ – Short Stress Pattern Random Quaternary.
The SSPRQ pattern is a repeating 2^16–1 PAM-4 symbol sequence. Comprised of 4 sequences,
each based key “stressors” from PRBS31. Stressful pattern, but short enough to use advanced
analysis tools available on today’s T&M tools (e.g. Equalization, Jitter/Noise analysis, etc.)
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 12
Compliant Frequency Response (Reference Receiver)
Receiver Frequency Response: Scopes have different frequency responses
Typical SS
Response Will result in different eye/waveform shapes
and amplitudes
Typical RT –> different measurement results!
“Brick wall”
Response To achieve 33/40 GHz 4th Order BT response
on a RT scope, must start with > 60 GHz
“brick wall” response
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 13
Clock Recovery for PAM-4 Designs
Clock Recovery (CR)
• Recovers a clock for the Rx to use, tracks out some
low-frequency jitter
• Scopes need to emulate CR used in Rx used to
track out low-frequency jitter, trigger the scope
• Tx Eye mask
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 16
What is TDP and what are its challenges?
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017
400G/PAM-4 designs Page 17
Overview of Key Optical PAM-4 Measurements
Used in multiple IEEE 802.3bs/cd Clauses
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 19
Transmitter and dispersion eye closure for PAM-4 (TDECQ)
• TDECQ is a measure of each optical transmitter's vertical eye closure when transmitted
through a worst case optical channel (TDECQ units = dB) using SSPRQ pattern.
Reference Receiver: 4th order Bessel-Thomson low-pass filter
(Oscilloscope noise measured and mathematically ‘backed out’
per Standard). • MM: 12.6 GHz BW (26.56 GBd)
Generate SSPRQ o No Pol. controller, fiber
• SM: 19.34 GHz BW (26.56 GBd)
pattern (~ 2^16 symbols)
86100D DCA-X Scope • SM: 38.68 GHz BW (53 GBd)
Where:
Qt = 3.414 (target SER) Targeted samples on
R = noise term PAM-4 eye diagram.
Reference: IEEE P802.3bs™/D2.2, 28th November 2016, Figure 121-5, Page 226. Overcoming test
challenges in 02/15/2017
400G/PAM-4 designs Page 20
© Keysight Technologies 2017
Keysight TDECQ implementation
Option 9FP / 9TP (includes all PAM-4 measurements), Option TFP / TTP (only TDEC and TDECQ)
• TDECQ equalizer
function:
o Designed according
to IEEE 802.3bs
o Uses SSPRQ test
pattern required by
802.3bs standard
(but SW will operate
on other patterns too)
• Automatically optimizes
tap settings to minimize
TDECQ value
o Supports user tap
values also
• Preserves uncorrelated
signal content as
required by IEEE 802.3bs
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 21
TDECQ measurement setup
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 22
TDECQ, OMA and ER all available from the TDECQ
process
• Extinction ratio and Waveform at transmitter output
OMA are derived from
the 0 and 3 levels of the
transmitter output
• Specific bit
sequences are used
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 24
53 Gbaud (106 Gb/s/PRBS13Q) Optical PAM-4 analysis
Measured using Keysight 86116C Optical Module (Option 041/IRC)
TDECQ = 2.58 dB
TDECQ = 0.73 dB
• 20-28 GBd optical channels • 8.5 GBd to 28 GBd • 25/26/28GBd or 53/56 GBd
• Multimode and Single-Mode • Multimode and Single-Mode • Single-Mode
• 1, 2 or 4 channels • 1 or 2 @ 34 GHz optical channels • 1 @ optical channel per module
• Highest sensitivity on the market (1 to 4 optical per mainframe) • 1 @ 80 GHz Electrical Channel
(lowest noise receiver) • 1 @ 50 GHz Electrical Channel • “Ideal” frequency response (SIRC)
• Fastest sampling combined with 160fs • “Ideal” frequency response (SIRC) • < 100 fs rms timebase jitter
typical trigger jitter • < 100 fs rms timebase jitter (86100D-PTB)
• Lowest cost solution (86100D-PTB) • PAM-4 analysis with TDECQ
• “Ideal” frequency response (SIRC) • PAM-4 analysis with TDECQ (Option 9FP/9TP)
• PAM-4 analysis with TDECQ (Option 9FP/9TP)
(Option 9FP/9TP)
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 27
Output (Transmitter) Characterization: Electrical
Key Electrical Measurements
IEEE 802.3bs Annex 120D 200GAUI-4 and 400GAUI-8
(SNDR)
• Output Jitter
o Jrms
o J4
o Even-Odd Jitter (EOJ) Reference: IEEE P802.3bs™/D3.0, 10th January 2017, page 352.
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 29
Transmitter Linearity at TP0a (IEEE)
120D.3.1.2 Level Separation Mismatch Ratio, RLM (200GAUI-4 and 400GAUI-8)
Measurement Setup:
• Receiver: 4th Order Bessel-Thomson low-pass filter with 33 GHz BW
• CR PLL BW 4 MHz and a slope of 20 dB/decade
• Note - SNDR is very sensitive to noise measurement (ensure to use a low noise scope)
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 31
Output Jitter at TP0a
200GAUI-4 and 400GAUI-8 transmitter characteristics at TP0a
• New jitter measurement methodology PAM4 PAM4
Under o First defined in IEEE P802.3bs™/D2.2, TX
Development 28th November 2016
in ad hoc o Accounts for Tx designs that use different clock
group
buffers (uncorrelated jitter) for MSB and LSB Amplitude Jitter
• J4 and JRMS jitter Edge Model
Amplitude-to-Time
o Measure RJ/PJ on 12 specific transitions using Sample
(Jitter) transfer 1
function
a PRBS13Q pattern (exclude correlated jitter). ~ 100% efficiency
o Rise: 0 to 3, 1 to 2, 0 to 1, 2 to 3, 0 to 2, 1 to 3
o Fall: 3 to 0, 2 to 1, 1 to 0, 3 to 2, 2 to 0, 3 to 1
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 32
Key Electrical PAM-4 Measurements at TP1a
Annex 120E, Chip-to-Module, measured at TP1a (200GAUI-4 and 400GAUI-8)
IEEE 802.3
Key New/Updated Measurements: participants
• Eye Symmetry Mask Width can access
the latest
• Eye Height, differential draft specs
• Transition Time (20%-80%) on the
802.3
website.
Measurement Setup:
• Receiver: 4th Order Bessel-Thomson low-pass filter with 33 GHz BW
• Clock Recovery: 4MHz, slope 20db/dec
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 33
Eye symmetry mask width (ESMW) at TP1a
C2m, 200GAUI-4 and 400GAUI-8 at TP1a, Reference 120E.4.2
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 34
Host output eye height (TP1a)
C2m, 200GAUI-4 and 400GAUI-8 at TP1a, EW Reference 120E.4.2
Measurement Setup:
• Ref Rcvr: 4th order BT, 33 GHz BW
• CR: 4 MHz BW, 20dB/dec
• Use CTLE (3 pole) defined in 120E.3.1.7
• PRBS13Q pattern
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 35
Transition Times at TP1a
Defined in Annex 120E (120E.3.1.5)
• Use PRBS13Q pattern
• Measure on isolated 0 -> 3 and 3 -> 0
• 000333 (rise) and 333000 (fall)
• 20-80% transition times (rise and fall time)
• Measured using 33 GHz LPF (“such as Bessel-Thomson response”)
Gray
Code PAM-4
Level Symbol
3 +1
2 +1/3
1 -1/3
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 36
Key Electrical PAM-4 Measurements at TP4
Annex 120E, Chip-to-Module, measured at TP4 (200GAUI-4 and 400GAUI-8 )
IEEE
Key New/Updated Measurements: members
can access
the latest
• Near-end and Far-end draft specs
o Eye Symmetry Mask Width (ESMW) on the IEEE
website.
o Eye Width and Eye Height @ 1E-5
Measurement Setup:
• Receiver: 4th Order Bessel-Thomson low-pass filter with 33 GHz BW
• Clock Recovery: 4MHz, slope 20db/dec
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 37
Host output eye width and eye height (TP4)
Input Calculate
(TP4) EW5/EH5 Post process
spec here
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 38
CEI-56G-VSR-PAM-4 Very Short Reach (VSR) Interface
Working draft dated June 3, 2016
Overview:
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 39
16.3.10.1 Eye Width and Eye Height test at TP1A, TP4
EW6 and EH6 for Host and Module output
• Reference Point for all EW6/EH6:
Tmid = the midpoint of the maximum horizontal
eye opening of the 1E-3 inner eye contour of
the middle eye
• Xtalk required on all co-/counter-propagating lanes;
use QPRBS13-CEI, or QPRBS31-CEI, or a
valid CEI signal.
• CRU = 1st order with fb/6640 3dB BW Figure 16-7: TP1a and TP4 Eye Width, Eye Height
(same as IEEE 802.3bs) e.g. 26.56 GBd/6640 = 4 MHz and Eye Amplitude
Reference: Working draft of oif2014.230.09, dated
• Apply Reference CTLE Nov 18, 2016, page 16.
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 42
Symbol Error Ratio Measurements (BER/SER) using RT Scope
View waveform and locate errors. Troubleshoot Reed-Solomon FEC failures.
Cumulative
SER/BER
Navigate easily to
the occurrence of
each symbol error
Identifies
Burst Errors in
Captured
Waveforms
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 43
Built-in PAM-4 Measurement Capability
PAM-4 Analysis SW options for Keysight real-time and
sampling scope platforms:
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 44
PAM-4 Measurement Apps for Keysight Scopes
“Pre-Compliance” SW Apps for emerging Standards using PAM-4
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 46
Comparing the impact of a scope’s intrinsic random noise (RN)
on 56 GBaud (112 Gb/s) PAM-4 signals
Real-time scope
(63 GHz Z-Series)
RN = random noise
S = Slew Rate, dV/dt
Equivalent-time scope
(86100D DCA-X)
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 47
Oscilloscope Solutions for 100G/400G
Chip R&D Verification Compliance Manufacturing
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 50
Test Challenge: PAM-4 TX Equalization
– TX EQ pre-distorts the transmitter output to emphasize the high frequency portions of the signal and/or
de-emphasize the low frequency portions
– PAM-4 signaling makes TX equalization even more important due to intrinsic DDJ and reduced SNR
Channel
Channel
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 51
Test Challenge: PAM-4 Input Linearity Test
• CEI standard defines a new input test for PAM-4: ability to tolerate level
non-linearities, current draft proposes eye amplitudes of up to 0.67 AMax.
• But when using a 2 channel pattern generator with PAM-4 combiner, the
resulting levels cannot not be varied individually. What to do?
This setup does not work PAM-4 eyes can show a level
here: separation mismatch:
0.67 A Max
A Max
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 52
Test Challenge: Linearity margin test
• Margin test steps through increasing degrees of stress until link failure
• (BER worse than target for FEC, - not error free)
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 53
Test Challenge: BER vs Symbol Level
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 54
Test Challenge: Long (Q)PRBS(Q) patterns
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 55
Test Challenge: Stressed Input Test for Host & Module
Example: OIF CEI-56G-VSR-PAM-4
How to inject simultaneously
and calibrate mix of
‒ What is UBHPJ? (BUJ) Challenges:
‒ What is UUGJ? (RJ) How to emulate
‒ SJ is multi-UI LF SJ and x-talk?
HF SJ up to 200MHz ‒ Fast tr
‒ Asynchronous
or
synchronous
with phase
control?
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 56
Test Challenge: Receiver Interference Tolerance
COM Method referenced by OIF CEI-56G-LR/MR-PAM-4 (draft)
The Channel Operating Margin (COM) is a figure of merit for a channel derived from a measurement of its
scattering parameters. COM is related to the ratio of a calculated signal amplitude to a calculated noise amplitude =
20log10(As/Ani). Source: IEEE 802.3bj™-2014, Annex 93A
as of CEI-56G-LR-PAM-4
It is Gaussian with a
crest factor of at least
4.
0.1- 0.5
Challenge: Reference: IEEE 802.3-2015 Challenge: get all data needed for MATLAB
Annex 93C – Figure 93C-2 COM model input file to calculate desired eye
Differential Interference tolerance test
adders cause height correctly.
setup
loss +skew
Overcoming test
+reflections. © Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 57
Test Challenge: Loop Closure for RX Tolerance
– Some interfaces operate at high BER levels (e.g. 1E-5) and correct with FEC
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 58
Test Challenge: NRZ and PAM-4 on same RX input
•Some SERDES receivers have flexible RX inputs that can be used for both
PAM-4 and NRZ signaling
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 59
M8040A 64 GBaud High-performance BERT
Key capabilities:
- Highly integrated BERT, AXIe based
- Accurate physical layer characterization and
compliance test of next generation digital high-
speed I/Os with NRZ and PAM-4 data formats
- Control via M8070A system software for M8000
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 60
Test Challenge: PAM-4 TX Equalization Solved
Using M8045A Pattern Generator 4-tap TXEQ controls
Channel
Channel
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 61
Test Challenge: PAM-4 Input Linearity Test and
Linearity Margin Test Solved
Using M8045A Pattern Generator PAM-4 symbol 1 and 2 level controls
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 62
Test Challenge: BER vs Symbol Level Solved
Using M8046A Error Detector BER vs. symbol level analysis window
3
Detecting 1 0
2
Threshold Vupp =3 = 0 or 1 or 2?
Threshold Vmid = 2 or 3? = 0 or 1?
1
Data In
0
Threshold Vlow = 1 or 2 or 3? =0
Only a true PAM-4 error analyzer can provide a PAM-4 symbol error rate. Error ratios down to 10-15 or error-
free can be measured even for long PRBS 2 31-1 or QPRBS-31 patterns. Errored 0,1,2,3 symbols can be
counted seperately for further debugging.
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 64
Test Challenge: Stressed Input Test for Host & Module
Solved
Using M8045A flexible jitter sources and second PG
channel for crosstalk
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 65
Test Challenge: Receiver Interference Tolerance Solved
Using M8195A or -96A AWG as RI/SI source in same chassis, same GUI
Option to use AWG for RI/SI source, eye-skew
Loopback to ED PAM-4 and NRZInpu
RI/SI t
(RX)
+
diff und
PAM-4 or NRZ er
Remote
head test
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 66
Test Challenge: Loop Closure for RX Tolerance Solved 1
Using M8046A Error Detector for DUT’s with loopback
PAM-4 or NRZ Loopback to ED
Input (RX)
2 under test
PAM-4 or
NRZ Remote head
Python
DUT
error
counter
Custom
coding
too!
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 69
M8000 Series of BER Test Solutions
Now: Extension to 400GbE:
PAM-4 & NRZ, 64 GBaud
16 / 32 Gb/s, 1 - 4 channels
M8195A AWG,
4 channel
Highly integrated
16 Gb/s J-BERT M8020A 32 Gb/s J-BERT M8020A M8030A
1 - 4 channel and M8062A 10 channel
Overcoming test
© Keysight Technologies 2017 challenges in 02/15/2017
400G/PAM-4 designs Page 70
Summary
• Transition from NRZ to PAM-4 is revolutionary
• Many new challenges in both electrical and optical links
• Required Output (Tx) measurements and Input (Rx) stress types are
changing
• New eye measurements for PAM-4 Output tests (e.g. TDECQ,
JRMS, J4, …)
• Linearity added to stressed Input testing
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 71
Overcoming test
challenges in 02/15/2017
© Keysight Technologies 2017 400G/PAM-4 designs Page 72
Partnering with Keysight will speed your PAM-4 transition
• Keysight helps you master your PAM-4 designs by reducing the complexity of
characterization and compliance testing with tools for:
• Simulation – ADS and SystemVue software
• Output (Tx) Characterization - Oscilloscopes
• Keysight DSAX 63 GHz real-time oscilloscope
o N8827A PAM-4 Measurement Tool With BER
o N8836A PAM-4 Measurement Application for Ethernet and OIF-CEI
www.keysight.com/find/n8827a
www.keysight.com/find/n8836a
Overcoming test
© Keysight Technologies 2017 challenges in
400G/PAM-4 designs Page 75