You are on page 1of 8

BANGLADESH UNIVERSITY OF ENGINEERING AND

TECHNOLOGY

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

COURSE NO. EEE 304

Experiment No. 04

Design of Decoder/Encoder/Multiplexer Circuit

Date of Performance: 17.11.2018 Name: Md. Golam Asif

Date of Submission: 24.11.2018 Student No: 1506074

Partner’s Student No: 1506075,

1506076,1506077

Group No: 3

Section: B1
Circuit Diagram:

Here output is ON which detects the presence of 8 at the input.

Here output is ON which detects the presence of 15 at the input.


Circuit diagram:

When E=0, D=1, C=1, B=1, A=1; I15 is ON. Because I15=01111.

When E=1, D=1, C=0, B=1, A=1; I27 is ON. Because I15=01111.
Circuit diagram:

Here input is 1000, output is 11.

Here input is 1001, but output is 00. Because priority of D0 is highest.


So it does not depend on the value of others input. So, output is as
like as input 0001.
Circuit diagram:

Here input is 10, so output is X2.

Here input is 11, so output is X3.


Circuit diagram:

In this circuit, when S0=1, output is ON whatever other inputs


are. Output only depends on S0 which we got from K-map.
Exercise_6:
Circuit diagram:

For input 011, output is 00010000.

For input 1111, output is 10000000.

You might also like