Professional Documents
Culture Documents
LEE W. RITCHEY
SPEEDING EDGE
©SPEEDING EDGE SEPTEMBER 2011
Speeding Edge, SPRING 2010 SLIDE # 1
THE CHANGING WORLD OF PCB FABRICATION
Courtesy of Isola Corporation. This table is for Isola IS620i low loss laminate.
Courtesy of Isola Corporation. This table is for Isola IS620i low loss prepreg.
Foil lamination is the most common method for creating a multilayer PCB.
STANDARD PCB
LAMINATE MATERIAL
The use of blind and buried vias is often called buildup or HDI
construction. It is clearly more expensive than either foil or cap
lamination when the same number of layers are involved and is used
only when through hole technology is not possible.
L4 Vdd 1 3.0
L7 Vdd 2 5.0
L8 GROUND 2 3.0
Signal layers on the outside of a PCB are called surface microstrip (L1 and L10 above). Signal
layers embedded in the dielectric with a plane on only one side are buried microstrip (l2 and L9
above). Signal layers between two planes are stripline layers (L5 and L6). These can be centered
between the planes or offset as shown above.
P P
L L
P P
L L
P P
L L
P P
L L
P P
OPTION 1 OPTION 2
P = Prepreg L = Laminate
Long bars are plane layers and short bars are signal layers.
• What about the PCI bus? This bus works fine with 50
ohm impedance transmission lines. (See reference 1.)
Notice that a 5 mil thickness of any glass reinforced material has a dielectric breakdown
voltage approaching or exceeding 5000 volts.
2113 3313
Speeding Edge, SPRING 2010 SLIDE # 31
GLASS STYLE CAN ADVERSELY AFFECT
IMPEDANCE UNIFORMITY
Therefore, ½ ounce signal layers are ” good enough ” for high speed
signals.
Speeding Edge, SPRING 2010 SLIDE # 35
COPPER SURFACE ROUGHNESS
• There has been much concern over the roughness of
the copper surface and its effect on loss at high
frequencies.
• The graph below depicts loss due to roughness from
smooth copper to the roughest used in lamination.
Two PCBs built at two different fabricators using the same materials and the same stackup yield
different losses due to differing surface roughness done during processing. Copper roughness has
been left to each fabricator. With the advent of 10 Gb/S and higher signal paths, this is no longer
allowable. Test structure is 7 ” Daughterboard made from FR408HR, 13 ” backplane made from
Megtron 6 and 7” daughter board made from FR408HR. Only daughter boards were changed.
• The two PCBs in the previous slide were build from the same
artwork and material by two different fabricators.
3
TRACE RESISTANCE (ohms/ft)
2.5
2
0.5 OZ
1.5 1.0 OZ
2.0 OZ
1
0.5
0
3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
TRACE WIDTH (mils)
10 mil trace
Nelco 4000-13SI
5 mil trace
Nelco 4000-13
Hi Tg FR-4
450
400
350
SOLID PLANES
CAPACITANCE (pF/SQIN)
50
0
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
DIELECTRIC THICKNESS (mils)
– Equations
– Field solvers
Power plane B
h
Signal plane
t
h t
C
Power plane B t
Power plane
Symmetrical or Balanced Stripline
Asymmetrical Stripline
w w
Signal plane
Signal plane t
h
h t
Power plane
Power plane
Buried Microstripline
Surface Microstripline
79 5 . 98 H
Z0 ln
e r 1 . 41 0 . 8W T
er value is that obtained from velocity measurements made with a TDR.
Speeding Edge, SPRING 2010 SLIDE # 51
BURIED MICROSTRIP IMPEDANCE EQUATION
H T 106 .76
Z 0 43.037 ln 5.048
W W 1.09 e r
These equations are useful only when there is a ready means for determining values per unit length.
COURTESY OF HYPERLYNX
http://www.polarinstruments.com/help/sb200/lang/en/index.htm
• Equation inaccuracy
• Tool precision
EQ SMS
80
EQ BMS
EQ CSL 70
FS SMS
FS BMS 60
FS CSL
IMPEDANCE (OHMS)
50
40
30
20
Er = 4, Th = 1.4 mils, Height = 5 mils
10
0
4 5 6 7 8 9 10
TRACE WIDTH (MILS)
Volume 1 Chapter 24
C
er
V
NOTE: All dielectrics slow electromagnetic waves down according to the above
formula.
Note: As will be seen later, e r varies with frequency in most PCB materials.
4.7
4.6
4.5
FR-5
4.4
4.3
BT
CYANATE
4.2 FR-4 **
ESTHER
55% RESIN
4.1
NOTE: MOST LAMINATES USED IN MULTILAYER PCBs AVERAGES
ABOUT 55% RESIN CONTENT.
4
1 2 5 10 20 50 100 200 500
FREQUENCY (MHz)
8
RELATIVE DIELECTRIC CONSTANT er
7
N O T E : T H E S E V AL U E S AR E F O R A 1M H z T E S T
F R E Q U E N C Y . A T H IG H E R F R E Q U E N C IE S , T H E E N T IR E
C U R V E W IL L S H IF T D O W N W A R D .
6
U S U A L R A N G E O F e r F O R M U L T IL A Y E R
PCBS
5
P U R E R E S IN H A S A N e r O F A P P R O X 3 .4 A T 1 M H z
3
2
0 10 20 30 40 50 60 70 80 90 100
P E R C E N T R E S IN C O N T E N T
Under construction, the three or four digit number refers to the glass weave type.
.01" OR 2.5 mm
2.5 mm or
0.1"
0.1"
2.5mm
L4 Vdd 1 3.0
L7 Vdd 2 5.0
L8 GROUND 2 3.0
Signal layers on the outside of a PCB are called surface microstrip (L1 and L10 above). Signal
layers embedded in the dielectric with a plane on only one side are buried microstrip (l2 and L9
above). Signal layers between two planes are stripline layers (L5 and L6). These can be centered
between the planes or offset as shown above.
TARGET
IMPEDANCE:
50Ώ ±10%
Copper
Layer 1
Edge on view of stacking stacking
stripes and test traces. stripe,
YE
R 1 Length
LA
depends
NOTE: Stacking stripes must not contact on PCB
R2
YE copper features such as power planes on layer
LA
any layer. If necessary, powerplane must
be indented where stacking stripes are .050"
R 3
YE plotted to increase space to at least .010"
LA
between plane or feature and stripe.
.025"
R4
YE
LA
Connect ground via to plane PCB Edge
R5 nearest test trace. One test
YE
LA
trace per signal layer. Test Stacking stripe dimensions
R6
trace same width as signal as plotted on film layers
YE
LA traces.
Note: Make vias .030" finished 0.10"
STACKING STRIPE SET WITH TEST TRACES diameter for easy probing.
Note: Locate stacking strips on a side of the PCB that allows viewing without cutting away part of the PCB.
Note: When designing differential pairs using the “not closer than”
spacing rule, it is not necessary to measure differential impedance.
Single ended test traces are all that are necessary.
1. FAQ#1 Why is the PCI bus impedance specification 65 ohms? Ritchey, Lee W. Speeding Edge,
Jan 2009
2. A Treatment of Differential Signaling and Its Design Requirements, Ritchey, Lee W. Speeding
Edge, “Current Sources News Letter, April 2008.
3. “Right The First Time, A Practical Handbook on High Speed PCB and System Design, Volume 1, ”
Speeding Edge, August 2003.
4.. “Right The First Time, A Practical Handbook on High Speed PCB and System Design, Volume 2, ”
Speeding Edge, April 2007.
5. McMorrow, Scott etal, “Impact of PCB Laminate Weave on Electrical Performance”, DesignCon,
Fall 2005.
6. Pfeiffer, Joel, “The History of Embedded Capacitance,” Printed Circuit Design and Manufacture,
August 2003.
10. “Woven Glass Reinforcement Patterns,” Brist, Gary, etal, PCD &M November
2004.