Scribd Logo
Upload

Welcome to Scribd!

  • Shambhunath Institute of Engineering & Technology, Allahabad

    Uploaded by

    ManKap
    1 views1 page
    The document contains the final sessional examination schedule for the M.Tech (Electronics and Communication Engineering) VLSI Design specialization program at Shambhunath Institute of Engineering & Technology in Allahabad for the 2015-2016 session. It lists the exam dates and times from April 27 to May 4, 2016 for courses in the 2nd semester of the program, including Analog VLSI Design, Low Power VLSI Design, Algorithm for VLSI Design Automation, and Designing with ASICs.

    Original Description:

    News00005.Tech EC Final

    Original Title

    News00005.Tech EC Final

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document contains the final sessional examination schedule for the M.Tech (Electronics and Communication Engineering) VLSI Design specialization program at Shambhunath Institute of Engineering & Technology in Allahabad for the 2015-2016 session. It lists the exam dates and times from April 27 to May 4, 2016 for courses in the 2nd semester of the program, including Analog VLSI Design, Low Power VLSI Design, Algorithm for VLSI Design Automation, and Designing with ASICs.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    1 views1 page

    Shambhunath Institute of Engineering & Technology, Allahabad

    Uploaded by

    ManKap
    The document contains the final sessional examination schedule for the M.Tech (Electronics and Communication Engineering) VLSI Design specialization program at Shambhunath Institute of Engineering & Technology in Allahabad for the 2015-2016 session. It lists the exam dates and times from April 27 to May 4, 2016 for courses in the 2nd semester of the program, including Analog VLSI Design, Low Power VLSI Design, Algorithm for VLSI Design Automation, and Designing with ASICs.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    SHAMBHUNATH INSTITUTE OF ENGINEERING & TECHNOLOGY, ALLAHABAD

    FINAL SESSIONAL EXAMINATION SCHEDULE


    M.TECH (ELECTRONICS AND COMMUNICATION ENGG.)
    SPECIALIZATION (VLSI DESIGN)
    (SESSION 2015-16)

    Dated: 16.04.2016

    SEM Wednesday Friday 29.04.2016 Monday Wednesday


    27.04.2016 02.05.2016 04.05.2016
    09:30 - 12:00 09:30 - 12:00 hrs 09:30 - 12:00 hrs 09:30 - 12:00
    hrs hrs
    Analog VLSI Design Low Power VLSI Algorithm for VLSI Designing with ASICs
    nd
    2 (VD-201) Design Design Automation (VD 024)
    SEM (VD 202) (VD 203)

    Kamal Pandey
    (M.Tech. Co-ordinator)

    You might also like