Design and implementation of the memory management unit (MMU) of a 32-bit micro-controller; split cache of 32/32kByte; 4-way set-associative, LFU, Write-Through / Write-Allocate. With an ARM926EJ-S with 1GHz clock speed of unlimited main memory with a clock of 10MHz.