1 2 3 4 5 6 7 8 9 10 11 12

Crystal and reset Digital Tube

Power and light 3.3V, 2.5V, 1.2V power
晶振及复位电路
SEG4 R50 220R DP1
3.3V 2.5V 1.2V三种电源
共阳数码管
SEG3 R51 220R DP2
电源及指示灯 SEG0 R52
SEG7 R53
220R
220R
DP11
DP3
U1
1117-3.3
5V 3.3V SEG5 R54 220R DP10
3 2 SEG2 R55 220R DP4

GND
Vin Vout
C1 X 50MHz SEG6 R56 220R DP5
+ C2 C3 + C4 3.3V SEG1 R57 220R DP7

我们的FPGA开发网
R3

DP11

DP10
外部+5V电源 5V 104 104 10uF/16V 4 3 33 FPGA_CLK

DP7
DP4
DP2

DP1

DP5
DP3
VCC CLKout

1
10uF/16V
POWER
1 4 K C9
4 104
3 6 1 2

www.OurFPGA.com
6 NC GND
2 5 DIG4 R46 10K

11

10
5

7
4
2

5
3
DIG3 R47 10K DP
1 3 R1 DIG2 R48 10K a b c d e f g dp
13 2K
2 U3 DIG1 R49 10K

助学FPGA开发板原理图
2
GND SW-DPDT 1117-2.5
5V 2.5V 3.3V
A 3 2 A

GND
Vin Vout 3.3V 3.3V 3.3V 3.3V
USB

1
1 C5 + C6 Q1 Q2 Q3 Q4 D1 D2 D3 D4
2 D1 104 10uF/16V R2

2 1

12

6
3 LED 10k
4
GND 2 RESET
RESET 8550 8550 8550 8550
5

U2
1117-1.2
3.3V 1.2V C10
3 2 104

GND
Vin Vout
C7 + C8
104 10uF/16V

1
FPGA main chip RS232串口 RS232 Serial port
SDRAM电路
FPGA主芯片电路 1
U4

C1+ VCC
16
3.3V

U6
28 S DQ0 2 23 S A0 76 C41 3 2 C43
DQ0 A0 104 C1- V+ 104
30 S DQ1 4 24 S A1 77
DQ1 A1
31 S DQ2 5 25 S A2 80 4 6
DQ2 A2 C2+ V-
32 S DQ3 7 26 S A3 83
DQ3 A3 C42 C44 DB
33 S DQ4 8 29 S A4 68 5 15
DQ4 A4 104 C2- GND 104
U5D 34 S DQ5 10 30 S A5 67 1
DQ5 A5
54 54 U5E 38 S DQ6 11 31 S A6 66 6
IO, DIFFIO_B12p DQ6 A6

BANK 4
U5A U5C 55 55 73 73 39 S DQ7 13 32 S A7 65 UART_TXD 11 14 2
IO, DIFFIO_B12n IO DQ7 A7 T1IN T1OUT

BANK 5
1 1 U5B 38 38 58 58 74 74 54 S DQ8 42 33 S A8 64 7
IO IO, DIFFIO_B1p IO, DIFFIO_B15p, (DQ1B) IO DQ8 A8
BANK 1

2 2 28 28 BANK 3 39 39 59 59 75 75 53 S DQ9 44 34 S A9 60 UART_RXD 12 13 3

IO IO, DIFFIO_L6n IO, DIFFIO_B1n IO, DIFFIO_B16p, (DQ1B) IO DQ9 A9 R1OUT R1IN
BANK 2

3 3 30 30 42 42 60 60 76 76 52 S DQ10 45 22 S A10 75 8
IO IO, DIFFIO_L8p, (DQS1L/CQ1L#,DPCLK1) IO, (DQS1B/CQ1B#,DPCLK2) IO, DIFFIO_B16n, (DQ1B) IO, RUP3 DQ10 A10/AP
6 6 ASDO 31 31 43 43 SD CLK 64 64 77 77 51 S DQ11 47 35 S A11 59 4
IO, DIFFIO_L1n, (DATA1,ASDO) IO, VREFB2N0 IO, PLL1_CLKOUTp IO IO, RDN3 DQ11 A11
7 7 32 32 44 44 65 65 80 80 50 S DQ12 48 10 7 9
IO, VREFB1N0 IO, RUP1 IO, PLL1_CLKOUTn IO, VREFB4N0 IO, VREFB5N0 DQ12 T2IN T2OUT
8 8 nCSO 33 33 46 46 66 66 83 83 49 S DQ13 50 20 SD BS0 73 5
IO, DIFFIO_L2p, (FLASH_nCE,nCSO) IO, RDN1 IO, VREFB3N0 IO, RUP2, (DQ1B) IO DQ13 BS0
10 10 34 34 49 49 67 67 84 84 46 S DQ14 51 21 SD BS1 74 9 8
IO, DIFFIO_L4p, (DQS0L/CQ1L,DPCLK0) IO IO, DIFFIO_B9p, (DQ1B) IO, RDN2, (DQ1B) IO, DIFFIO_R8n DQ14 BS1 R2OUT R2IN
11 11 50 50 68 68 85 85 44 S DQ15 53
IO, DIFFIO_L4n IO, DIFFIO_B9n, (DQ1B) IO, DIFFIO_B20n, (DQS0B/CQ1B,DPCLK3) IO, DIFFIO_R8p, (DQS1R/CQ1R#,DPCLK4) DQ15
13 13 DATA EP4CE6E22C8 51 51 69 69 86 86 15 SD LDQM 42
IO, (DATA0) IO, DIFFIO_B10p, (DQ1B) IO IO, DIFFIO_R7n, (DEV_OE) LDQM
52 52 70 70 87 87 58 SD CKE 37 39 SD UDQM 55 MAX3232E
IO, DIFFIO_B11p IO, DIFFIO_B21p IO, DIFFIO_R7p, (DEV_CLRn) CKE UDQM
EP4CE6E22C8 53 53 71 71 43 SD CLK 38
IO, DIFFIO_B11n IO, DIFFIO_B21n CLK
72 72 EP4CE6E22C8 72 SD CS 19 36

Button, LED,
IO, DIFFIO_B22p CS NC
EP4CE6E22C8 71 SD RAS 18 40
RAS NC

独立按键及LED 拨码开关
EP4CE6E22C8 70 SD CAS 17 3.3V
CAS
69 SD WE 16 49
B WE VCC B
43

DIP switch
VCC
54 27
GND VCC
52 14
GND VCC
U5H U5J 46 9 3.3V 3.3V
GND VCC
U5G 128 128 TDI 15 41 3
IO, DIFFIO_T11n TDI GND VCC
BANK 8

R38
R39
R40
R41
110 110 129 129 U5I TDO 20 28 1
IO, DIFFIO_T20p, (DQS0T/CQ1T,DPCLK6) IO, DIFFIO_T11p TDO GND VCC
BANK 7

R42
R43
R44
R45
111 111 132 132 FPGA_CLK23 TCK 16 12
IO, DIFFIO_T19p IO, DIFFIO_T10n, (DATA2), (DQ1T) CLK1, DIFFCLK_0n TCK GND
U5F 112 112 133 133 24 24 TMS 18 6
IO, PLL2_CLKOUTn IO, DIFFIO_T10p, (DATA3), (DQ1T) CLK2, DIFFCLK_1p TMS GND
98 98 113 113 135 135 25 RESET 25 3.3V
IO, DIFFIO_R4n, (INIT_DONE) IO, PLL2_CLKOUTp IO, DIFFIO_T8n, (DQ1T) CLK3, DIFFCLK_1n
BANK 6

99 99 114 114 136 136 91 91 94 HY57V641620

10K
10K
10K
10K
IO, DIFFIO_R4p, (CRC_ERROR) IO, RUP4, (DQ1T) IO, VREFB8N0 CLK4, DIFFCLK_2p MSEL0
100 100 115 115 137 137 90 90 2.5V 96 HY57V641620 LED1

10K
10K
10K
10K
IO IO, RDN4, (DQ1T) IO, (DATA5), (DQ1T) CLK5, DIFFCLK_2n MSEL1
101 101 119 119 138 138 89 89 97 R30 470 LED4
IO, DIFFIO_R3n, (nCEO) IO, VREFB7N0 IO, (DATA6) CLK6, DIFFCLK_3p MSEL2
103 103 120 120 141 141 88 88 R31 470 LED3
IO, DIFFIO_R3p, (CLKUSR) IO, DIFFIO_T16n, (DQ1T) IO, DIFFIO_T5p CLK7, DIFFCLK_3n
104 104 121 121 142 142 nCE 21 2 R32 470 LED2
IO, (DQS0R/CQ1R,DPCLK5) IO, DIFFIO_T16p IO, DIFFIO_T2p, (DQS1T/CQ1T#,DPCLK7) nCE SW
105 105 124 124 143 143 EP4CE6E22C8 GND R33 470 LED1
IO, VREFB6N0 IO, DIFFIO_T13p IO, DIFFIO_T1n, (DQ1T)
106 106 125 125 144 144 3.3V DCLK 12 S1 1 8 KEY1
IO, DIFFIO_R1n IO IO, DIFFIO_T1p, (DM1T) DCLK
126 126 R4 10K CONF_DONE 92 3.3V 3 2 7 KEY2
IO, DIFFIO_T12n CONF_DONE
EP4CE6E22C8 127 127 EP4CE6E22C8 R5 10K nCONFIG 14 KEY1 R34 220R S2 3 6 KEY3
IO, DIFFIO_T12p nCONFIG
R6 10K 9 C35 C36 C37 C38 C39 C40 KEY2 R35 220R 4 5 KEY4
nSTATUS
EP4CE6E22C8 4 KEY3 R36 220R S3
EP4CE6E22C8 104 104 104 104 104 104 KEY4 R37 220R
S4

3.3V U5K 1.2V

JTAG and AS
17 5
VCCIO1 VCCINT
29
VCCINT

JTAG及AS 配置电路
26 45
VCCIO2 VCCINT
61
VCCINT

1602 12864 LCD

40 78 U5L
VCCIO3 VCCINT
47 102 4 79
VCCIO3 VCCINT GND GND
116 19 82
VCCINT GND GND
56 134 22 95
VCCIO4 VCCINT GND GND
62 27 118 2.5V
VCCIO4 GND GND
41 123
GND GND

1602 12864液晶
81 48 131 JTAG R7 U7 3.3V
VCCIO5 GND GND R8
57 140 1K TCK DATA 22 2 3
GND GND GND 1 2 DATA VCC
93 63 145 2.5V 10K TDO 22 DCLK 6 7
VCCIO6 GND GND 3 4 DCLK VCC
2.5V U5M 磁珠 2.5V R9 TMS nCSO 1 8
FB1 5 6 nCS VCC
117 EP4CE6E22C8 1.2V 磁珠 35 36 GNDA1 ASDO 5
VCCIO7 FB2 VCCA1 GNDA1 7 8 ASDI
122 GND GND 37 C13 C14 TDI
VCCIO7 VCCD_PLL1 9 10
磁珠 4
FB3 R10 10K GND
130 磁珠 107 108GNDA2 104 104 HEADER 5X2 5V
VCCIO8 FB4 VCCA2 GNDA2
139 109 EPCS4N EPCS16
VCCIO8 VCCD_PLL2

1
EP4CE6E22C8 EP4CE6E22C8 GND GNDA1 GNDA2 5V 10K
C11 C12

1
104 104 2 VBG
2

VBG
RW

3
1.2V
C GNDA1GNDA2 AS 5V C

3
3.3V C27 C28 C29 C30 C31 C32 C33 C34 DCLK

LCD11
LCD10
1 2

LCD9
LCD8
LCD7
LCD6
LCD5
LCD4
LCD3
LCD2
LCD1
CONF_DONE
3 4 3.3V
C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 104 104 104 104 104 104 104 104 nCONFIG nCE
5 6
DATA nCSO R29
7 8
104 104 104 104 104 104 104 104 104 104 104 104 ASDO 1K
9 10 R11
GND

20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
HEADER 5X2 10K
GND
LCD 1602/12864

IO interface Buzzer Infrared receiver Temperature Sensor

所有IO引出扩展 VGA 蜂鸣器 红外接收 PS2 AT24C08 温度传感

3.3V
3.3V
5V
3.3V
3.3V R19 3.3V
VGA 33 5.1K 5.1K
P2 R23 R24 5.1K 5.1K R27 R28
GND GND 15 5 R58 10K 10K R25 R26
5V 1 2 5V R17 100
P1 33 10
3.3V 3 4 3.3V
VGA_VSYNC R12 14 4 10K U8 U9 3.3V
1 2 GND 5 6 GND
2

BEEP 110 111 83 80 GND GND 9 1 8 SDA 1 8

3 4 7 8 A0 VCC SDA VCC
SCL 112 113 SDA 77 76 P3 VGA_HSYNC 13 3 R14 1KVGA_B Q5 2 7 SCL 2 7
5 6 9 10 1 PS A1 WP SCL A0
E

UART_TXD 114 115 UART_RXD 75 74 8 BEEP R18 1 8550 PS_DATA R21 1 3 6 I2C_SCL 3 6
PS_CLOCK 119
7 8
120 PS_DATA 73
11 12
72 LED1 84
1 2
85 LED2 R13 33 12 2 R15 1KVGA_G
B 2
IR 2 4
A2 SCL
5 I2C_SDA 4
OS A1
5
9 10 13 14 3 4 2K 3 470 GND SDA GND A2
C

SEG1 121 124 SEG6 71 70 LED3 86 87 LED4 7 3 S

11 12 15 16 5 6 SP
SEG2 125 126 SEG5 69 68 KEY1 88 89 KEY2 11 1 R16 1KVGA_R U10 4 AT24C08 LM75
13 14 17 18 7 8
PS_CLOCK R22
3

SEG7 127 128 SEG0 67 66 KEY3 90 91 KEY4 6 1 5 GND GND

15 16 19 20 9 10 1
SEG3 129 132 SEG4 65 64 I2C_SDA 98 99 I2C_SCL 2 470 6
17 18 21 22 11 12 2
DIG1 133 135 DIG2 60 59 IR 100 101 VGA_HSYNC
19 20 23 24 13 14 PS2-6PIN
16
17

DIG3 136 137 DIG4 58 55 VGA_VSYNC103 104 VGA_B SPEAKER

21 22 25 26 15 16
LCD2 138 141 LCD1 54 53 VGA_G 105 106 VGA_R
23 24 27 28 17 18
LCD4 142 143 LCD3 52 51
25 26 29 30 5V 19 20 3.3V
D LCD6 144 1 LCD5 50 49 GND 5V D
27 28 31 32
LCD8 2 3 LCD7 46 44 Header 10X2
29 30 33 34
LCD10 7 10 LCD9 43 42
31 32 35 36
LCD11 11 24 39 38
33 34 37 38
34 33
3.3V 35 36 3.3V 39 40
32 31
5V 37 38 5V 41 42
30 28
43 44
Header 19X2
Header 22X2

Title

Size Number Revision

A1
Date: 2014/12/9 Sheet of
File: G:\ok\助学FPGA\Documents\助学FPGA开发板
Drawn
.Sch
By:

1 2 3 4 5 6 7 8 9 10 11 12