Digitally controlled low frequency square wave
electronic ballast
with resonant ignition and power loop
F. J. Díaz, F. J. Azcondo, Ch. Brañas, R. Casanueva
Electronics Technology, Systems and Automation
Engineering Department
University of Cantabria
Santander, Spain
{diazrf, azcondof, branasc, casanuer}@unican.es
Abstract— The paper proposes a digital controller for a low
frequency square wave (LFSW) electronic ballast implemented in
a dsPIC30F2010 microcontroller that includes: the ignition
sequence, a double control loop and the selection of the positive
and negative operation modes. The whole ballast is a two stage
circuit, where the first stage is a power factor correction (PFC)
stage and the second is a full-bridge converter (FB) used for both
ignition and square wave drive. Ignition is achieved by
approaching the resonant frequency of the LC filter when the
lamp is in the off-state and the FB is working as a resonant
inverter. After ignition the converter operates as a LFSW
inverter by controlling the FB to act alternately as a Buck
converter supplying positive or negative current. While ignition
occurs at the LC filter resonance (fo=25kHz), the Buck converter
switching frequency (fsw=200kHz) is selected significantly higher
than fo to attenuate high frequency harmonics and avoid exciting
acoustic resonance. Lamp stability is achieved by controlling the
inductor current of the LC filter, and power mode control is
achieved adjusting the average current and voltage supplied by
the PFC stage. A SEPIC converter operating in the continuous
conduction mode (CCM) is used for the PFC stage. The
microcontroller selects the different operation modes of the FB
converter according to the lamp requirements.
Keywords-Sepic converter; Buck converter; Low frequncy
square wave; Metal halide lamp; acoustic resonance.
I. INTRODUCTION
The illumination industry is looking for new solutions to
avoid excitation of acoustic resonances [1] in discharged
lamps, especially in metal halide lamps (MHL). This kind of
lamp has become very popular as a practical light source for
general and specific applications for its high efficacy
(measured in lumens per watt) and for the creation of compact
lamps with superior color rendering properties. The frequencies
at which acoustic resonance appears depend on the size of the
arc tube, gas pressure and its composition. The elements that
compose the gas enclosed in the vessel determine the lamp
chromatic rendering; in this way, a more complete spectrum of
the source light requires a more complex composition of the
R. Zane
Department of Electrical and Computer Engineering
University of Colorado at Boulder
Boulder, CO USA
zane@colorado.edu
lamp gas that then presents more resonant modes. Square-wave
electronic ballast is an alternative to resonant converters and,
theoretically, is a solution to prevent the acoustic resonance
provided that the lamp power has no ac component. Standard
solutions for square-wave high-intensity discharge (HID) lamp
drivers over 100 W require three stages: (1) a power factor
correction (PFC) stage, (2) a current mode controlled dc-dc
converter and (3) a full bridge (FB) inverter, in addition to an
external lamp ignition circuit [2-3]. In this paper we propose
the digital control of a simple square-wave electronic ballast in
which, stages (2), (3) and the ignition circuit are integrated in a
single stage, as is depicted in Fig. 1. The use of a
microcontroller with a suitable digital control allows the FB to
work as a resonant inverter during the start-up and warm-up of
the lamp and as a LFSW inverter during the steady state of the
lamp.
Electronic ballast should also meet the IEC 61000 3-2 class
C focused on lighting electronic equipment [4]. For high power
lamps a PFC stage is commonly used to meet the utility
standard and to reject the utility disturbance to a certain degree,
and the Boost converter is commonly used. However the boost
output DC voltage has to be set to be greater than the input line
peak voltage (normal greater than 400V). In some applications
where an intermediate output voltage level is required,
converter with step-up and step-down conversion ratio is
needed. In this way, the ballast system has a Single-Ended
Primary Inductance Converter (SEPIC) configured as a non-
isolated high power factor preregulator in continuous
conduction mode (CCM).
This paper describes the design of amplitude-modulated
control of the electronic ballast using the PFC stage to regulate
the power supplied by the utility line while the LFSW
stabilizes lamp current. In comparison to [5] no extra sensor is
required to achieve power mode control because the output
voltage is required for PFC action.
The control law used during normal lamp operation to
generate the FB duty cycle d and the PFC reference current Iin
is depicted in the functional block diagram in Fig. 2. System
stability in short-term, i.e. ballast action, and long-term power
control, including dimming capability, are achieved with a
double control: a fast control that provides stability to the lamp,
controlling the average inductor current, i, and adjusts the duty
cycle, d (D in steady-state). The second low-speed control is a
power-mode control that regulates the average power, <Pg>
supplied by PFC stage. Both control loops use the same sensor
resistor Rg, for sampled current, and power loop use Rvd for
sampled of Vg, see Fig. 1.
Stage 1 Stage 2 with igniter
ig
S1
+ Rvi
220Vac ~
50Hz
PFC
Vg
-
Rvd S2
Rg
Fig. 1. Square-wave electronic ballast. Stage 1 is a Power Factor Corrector
stage, and stage 2 is a full bridge that works as a resonant inverter or low
frequency square wave inverter according to the state of the lamp.
z −1
Rs i Vsen Ig
-
ADC + 1 − z −1
Pg,ref
Vgsen
ADC
1
Reqd
Iref
Fig. 2. Block diagram of the proposed digital control: power loop and inductor
current loop.
II. LFSW ELECTRONIC BALLAST
A front-end PFC stage supplies constant dc voltage, Vg, to
the FB converter, and operates in voltage mode, with
maximum Vg, when the lamp is off and during the start-up and
warm-up time, until the target power is achieved. Then PFC
stage operates in power mode supplying constant power, Pg.
The microcontroller selects the operation mode of the PFC
stage.
Also, the microcontroller imposes different operation
modes on the bridge converter to operate initially as a resonant
igniter, and then as a positive and negative Buck converter. The
bridge converter, inductor L and capacitor C form a parallel
resonant inverter before the lamp ignition, where the control
circuit defines a soft start-up ignition sequence by performing a
frequency sweep towards parallel resonance [6].
During the ignition sequence, resonant inverter operation is
obtained since the transition from positive to negative and vice
versa in the converter output voltage is carried out at high
frequency. This frequency is called the inverter switching
frequency, fisw, which, in this mode, is higher than the resonant
frequency, fo, of the LC filter (see Fig. 1) when the lamp is off
and gradually approaches fo, where the voltage gain is high
enough to produce the discharge. One benefit of sweeping the
frequency for ignition is that the capacitive coupling induces
current through the lamp gas and reduces the required over
voltage to achieve ignition [7-8].
Part of the lamp warm-up is also carried out using the high
frequency inverter mode. During ignition and initial warm-up
the duty cycle control is disabled and the converter operates as
a traditional full-bridge resonant inverter.
Then, the control circuit enters in LFSW mode, where the
S3 bridge converter is driven alternately as a positive and negative
D1 D3 Buck converter. The inverter switching frequency, fisw, is in this
+ v - mode a constant low frequency. The square wave oscillator
i L C
imposes 50% of the low frequency period Ti = 1/fisw to change
from, positive to negative mode and vice versa. On the other
Rlamp
hand, the Buck converter switching frequency, fsw = 1/T >> fo,
D2 D4 S4 is also constant. Control signals of the FB transistors for the
Buck operation modes are defined in Fig. 3. In the LFSW
mode, the duty cycle, d=ton/T, is regulated to control the
inductor current, i, and stabilize the lamp current in the short
term, and to regulate <Pg> in the long term for power
adjustment and dimming control if required.
In LFSW operation, the inductor L and the capacitor C
define the converter low pass filter that limits the ac component
of the lamp power below the level that can excite acoustic
kp I in resonances. Current mode control is achieved by regulating
DAC
inductor current i, which is the PFC output current ig during
DT, sensed by Rg. The inductor current, i, circulates as is
showed in Fig. 4; with continuous line during dT time, and
discontinuous line during (1-d)T time. Also, Fig. 4 shows the
d
+- kc Buck operation mode: above the positive Buck (positive lamp
current) and below negative Buck (negative lamp current). On
the other hand, power mode control is achieved multiplying the
PFC average output current, <ig>, and voltage, Vg.
Since the Buck converter input current, ig, is discontinuous,
the sampled inductor current, i*, is multiplied by d to obtain the
sampled average input current <ig*>. The inner high-speed
current loop provides the ballast action since it stabilizes the
lamp current, which is assumed to be equal to the averaged
inductor current, <i>, resulting in high output impedance for
the inverter. The outer power loop provides the current
reference, iref, to the inductor current loop to achieve the
designed lamp power, Plamp. The power sample data is
Pg*=Vg*<ig*>. The power mode control [9] does not
necessitate high-speed performance in the controller.
To simplify the current loop design with no influence on
the measured current conditioner, the generation of open-loop
transitions from positive to negative current through the lamp
and vice-versa is proposed. If the duty cycle does not change
during the transition from positive to negative output voltage
and vice versa, the transition response depends on the quality
factor of the filter loaded with the lamp. The control circuit
should detect the end of the transition to retake control of the
current and power mode
 vGS1
vGS1
UC3854, Vff is the feedforward voltage from vin, and Imo
ON OFF
represents the input line current to control, i.e. output of the
t t
UC3854 multiplier. The sample of output voltage is defined by
vGS2 vGS2

Rvd . (2)
OFF ON OFF ON OFF
Vgsen = Vg
t
t Rvd + Rvi
vGS3 vGS3

OFF ON
The PFC stage works as limited output voltage source, Vg =
t t 380 Vdc, of the FB during the start-up and warn-up of the lamp,
vGS4
vGS4
and then works as power source during the steady state..
OFF
OFF OFF L1
ON ON CC D
DT T t DT T t
+
220Vac Rvi
Fig. 3. Control signals of the FB transistors. Left: for positive lamp current 50Hz
(positive Buck). Right: for negative lamp current (negative Buck). Cin
M
L2 Cg
+
Vg

ig Rvd
-
S3 Rs
S1 D1 D3 Vgsen

+ + v - Iin
DAC dsPIC
220Vac PFC L
i C
~ Vg Rmo Rci
Rpk2
50Hz
Rlamp Rcz Cpk
-
S2 D2 D4 Rvf
S4 Ccz
Rff1 Rvac Cvf Rpk1
Ccp
18Vdc
Rg
1u
100u 150k 157 54 32 9
10
ig 11 UC3854A 16
S3 Rff2 6
8 13 14 12 1
120

S1 D1 D3 D1N5818
33k Ct
Cff2 Css
+ v -
Rset
+ Cff1 Rff3
220Vac PFC L
i C
~ Vg
50Hz
Rlamp Fig. 5. Scheme of the SEPIC converter controlled by UC3854A
-
S2 D2 D4 S4

Rg iac CC iD

iC1
Fig. 4. Input (ig) and inductor (i) current direction. In continuous line during L1 iQ i2 iC2 Ig +
DT time, and discontinuous line during (1-D)T time. Above, positive Buck.
+
Below, negative Buck. L2
vin Cg Req Vg
- M

Rs -
III. PFC STAGE: SEPIC CONVERTER
For practical implementation, in this work the SEPIC
Rvi
converter operating in CCM is the chosen PFC stage, whose Iin dsPIC +
implementation under voltage and power mode control is using UC3854A +
the circuit UC3854A. The complete scheme of the SEPIC Vgsen
converter controlled by UC3854A is shown in Fig.5 DAC Rvd
-
The PFC controller requires sensing of the input current, iin,
input voltage, vin, and output voltage, Vg. The SEPIC control Fig. 6. SEPIC converter with necessary sensor for power control.
circuit and its sampled signals are summarized in Fig.6. for the
digital power mode controller requires sampling of the output IV. CURRENT MODE AND POWER MODE OPERATION
current and voltage, Ig and Vg respectively. The first is obtained
from the current loop, <ig*>, and the sample of output voltage, The implementation of a suitable regulation of the lamp
Vgsen, is necessary for operation of UC3854A. The equation that should result in a double actuation. On the one hand, the ballast
defines the operation mode of the controller is needs to stabilize the lamp in the short term, and on the other
hand, it needs to have the capacity to fix the power of the lamp
in medium and long term.
I AC (Vvea − 1) . (1) Here it is proposed use a fast current mode control [10-11]
I mo = that stabilizes the lamp and power mode control that fixes the
V ff2
nominal lamp power and implements dimming control when
Where IAC is the instant input voltage sampled as a current required.
signal, Vvea is the output of the voltage error amplifier of
 In LFSW mode, i = ig during DT (on time), the inductor
current can be captured at Rg (see Fig. 1) for the current loop.
As mentioned above, power mode control is implemented by
taking a sample of Vg, Vgsen from Fig. 6, and multiplying by
<ig*>, that is the sample of <ig> and is calculated by
multiplying the sampled inductor current, i*, by the duty cycle,
d. Therefore, the power control variable is the PFC output
power, Pg.
The two control variables of a PFC plus FB converter
systems are: the command signal of the PFC outer loop that
regulates the amplitude of the PFC input current, Iin, i.e. line
current, and the control signal of the FB converter that results
in the duty cycle, d, of the switching period, as is presented in
Figs. 1 and 2.
In order to achieve that the FB converter emulates an
equivalent resistance load, Req, for the PFC section the duty
cycle command is obtained from a high speed current loop,
where the input current reference, Iref, is defined as Vg/Req by
the control system. Therefore, the low frequency ac load for the
iˆ V 1 + sCzlamp (6)
Gid (s ) = = g
dˆ zlamp 1 + s L + s 2 LC
zlamp
Where zlamp is the lamp incremental impedance. The gain
and phase of the transfer function given in (6) is represented by
a continuous line in Fig. 7. The model (6) is valid in this case
in a rather restricted range of frequencies. Because of the
nature of the averaged model maximum valid frequency is half
the switching frequency and due to the lamp behavior the
frequency where zlamp behaves as positive impedance has a
minimum. For the case presented it is consider that Gid in (6) is
valid from 1 kHz to 100 kHz. The desired cross-over frequency
is going to be fixed in a range from 3 kHz to 10 kHz. To obtain
the plots in Fig. 7, zlamp is considered a positive resistance of
around 30 Ω [12-13] at the frequency of interest,. From this
result, a suitable compensator can be designed.
Bode Diagram
25
20

PFC is a positive resistance, Req. On the other hand the PFC

Magnitude (dB)
15

outer loop is a power mode control loop. The FB current loop 10

does not require the zero error specification and provides the 5

system with the required stability even for very irregular load, 0

e.g. discharges using a fast proportional current controller. -5

-10
Computational resources are required for the integral action 0
and voltage limitation in the PFC power mode control, but with
low speed requirements they are solved by a low cost dsPIC
Phase (deg)

processor. A single sensor, Rg, samples the average value of the -45

inductor current during the on time, for both the PFC and FB
converter control loops and a voltage divider samples the PFC
output voltage, Vgsen. -90
2 3 4 5
10 10 10 10

If it is assumed that the ripple of the PFC output voltage, Frequency (Hz)

Vg, is negligible, then the averaged model equation is described Fig. 7. Estimated Bode plot of Gid(s). Above: gain in dB. Below: phase.
by
dVg − v . (3) Power mode control is easily implemented since
Ts
= i Ts
sL Plamp = ηlfsw ⋅ Vg ⋅ < ig >= ηlfsw ⋅ Pg , (7)

and
The average inductor current <i> is the variable to control for
the current mode control. The resulting averaged small signal ig = d i , (8)
model is given by
Vg
ˆ − vˆ
dV = Req , (9)
g
= iˆ (4) ig
sL
where ηlfsw is the efficiency of the LFSW converter and the
Equation (4) can be used to analyze the effects of the
reference for the average inductor current, Iref, (see Fig. 2) is
perturbations of the duty cycle and output voltage on the
the variable under control for power mode operation.
inductor current, i. The desired small-signal control transfer
function from duty cycle to inductor current can then be In Fig. 8, the transistor drive signal, vgs, the input current, ig,
derived including (5) in (4) and is given by (6) and its sample, Rgig=vsen, are shown. The buck converter is
working in continuous conduction mode and ∆i is small, so that
zlamp (5) one sample during DT is valid to obtain the average inductor
vˆ = iˆ
1 + sCzlamp current with small enough error.
 Vsen
load, rL, is negative. In Fig. 9 Iˆg is the perturbation of the
current supplied to the PFC output filter and load averaged
DT T t
over the utility line period, ro = −Vˆg Iˆg is the output
impedance and Cg the filter capacitor. For a constant power
i
load if the input voltage of that stage is reduced it will react by
g
∆i increasing the current, in order to maintain the output power
<ig> constant. In this case rL will cancel with r0 and will yield:
DT T t Vˆg 1 (12)
=
ˆI sCg
Vgs g

+
DT T t
δ Ig ro Cg
rL δ Vg
Fig. 8. Top: measured input current, Vsen=igRg. Middle: input current, ig.
Bottom: transistor drive signal, vgs.
-

Controlled transition from positive to negative lamp current

and vice versa may result in a slow transient that might
produce reignition, flickering effect and low frequency
harmonics. As an example, in [14] a PWM controller
modulates the output current with a square wave whose rising
time is several times that of the Buck converter switching
period. Here, to achieve a fast transient, an open-loop transition
is proposed.
As L and C form a low pass filter loaded with Rlamp, the step
response depends on the quality factor. If the quality factor, Q,
is between 0.4 and 1.2 [5], the desired output voltage step
response from positive to negative and vice versa is obtained.
A continuous time equivalent for the digital inductor
current control loop gain, Td, is
Td ( s ) = Gc ( esT1 ) H ( s )Gid ( s )e− std
, (10)
where Gc is the discrete-time compensator with z = esT1,
− st d
T1=2/fsw is the sampling period, and e represents the total
delay of the controller from the input current sampling instant
to time of corresponding duty cycle actuation. The sample
constant is H(s) = 0.25. The sample frequency is set half of the
Buck converter switching frequency, with sampling instants
just prior to the end of the duty cycle. The gain of the input
current A/D converter and DPWM are assumed to be unity.
Based on Gid(s) given in (6), shown in Fig. 7, inductor
current loop requires a simple proportional compensator to
stabilize the electrical discharge, at suitable bandwidth.
Assuming a total controller delay of one sample, td = T, and a
desired loop gain crossover frequency of fc = 5 kHz, a suitable
compensator [15] is given by Gc(s) = 0.5 and the corresponding
digital current control algorithm is given by
d [n ] = 0.5(i * [n ] − iref ) . (11)
The common application of PFC regulators is to supply
constant voltage to the subsequent converters while shaping the
input current. It is known that the control of dc to dc converters
supplied by PFC sections results in an equivalent constant
power load for the PFC, therefore the equivalent small signal
Fig. 9. Small signal model for the PFC at the frequency of interest for the
power loop.
A suitable compensator is given by
s + 400 (13)
G p ( s ) = 0.012
s
Zero-order hold (ZOH) was used for z-transform [13-14] of
the Gp(s) and the corresponding digital power control algorithm
is given by
iin max [n ] = iin max [ n − 1] + 0.012[ Pg − Pgref ] (14)
V. PRACTICAL IMPLEMENTATION
The converter operation is summarized in the flowchart of
the dsPIC30F2010 program in Fig. 10. Four operation modes
may be distinguished to provide the corresponding drive
signals for the switches:
a) Soft start-up ignition sequence mode
The frequency sweep from 100 kHz to 20 kHz is performed
for the FB resonant inverter. If needed, the sweep is repeated
until the lamp ignition is achieved.
b) Warm-up mode
When the lamp ignition is detected, the circuit provides a
fixed switching frequency slightly above the unloaded resonant
frequency during a specified period.
c) LFSW: Positive Buck mode.
After warm-up, the control circuit establishes an alternate
operation of the FB inverter as a positive and negative Buck
converter with a frequency of 200 Hz. A dead time is included
to assure safe operation. Positive Buck mode is achieved when
the control circuit turns S1 on and S2 off, S3 is also turned off
and the drive signal of S4 is provided at a switching frequency
of 200 kHz with the corresponding duty cycle.
 d) LFSW: negative Buck mode. Rcz = 8.2 kΩ, Ccz =820 pF, Ccp =220 pF, Rff1 =820 kΩ,
Is achieved, analogously, when the control circuit turns S3 Rff2 =82 kΩ, Rff3 =20 kΩ, Cff1 =100 nF, Cff2 =470 nF, Rs= 0.25
on, S4 off and S1 off and the corresponding drive signal of S2 Ω the target Pg being 160 W.
is generated. In positive and negative buck mode, an inductor
Experimental results include the utility line waves in Fig.
current control and power mode control is activated.
11, the resonant lamp ignition sequence in Fig. 12 and, square
During the Soft start-up ignition sequence mode and wave operation in Fig. 13. A transition from positive to
Warm-up mode, the SEPIC converter is working as voltage negative current through the lamp under no control is showed
source and then change to works as power source. in Figs. 14.

Start
Modify Iin
No

Initialize PIC Modify iref

Yes
Pg =Pgref ? Iref[n]=Vgsen /Req d[n-1]

Yes
No
Lamp ON?

Modify d
No Vsen<Vmin?
d[n]=kcec
Yes
Soft start-up
sequence

Yes
RI at constant
Lamp ON? frequency
LFSW
mode
Delay
No
Increase ignition
No
counter
Counter=0?

No Yes
Count max?

Fig. 11 SEPIC operation. Yellow, line voltage. Blue, line current.

Yes

Stop

End

Fig. 10. Control program flowchart.

VI. EXPERIMENTAL RESULTS

Next, experimental results are shown as verification of the
proposal, the implementation of LFSW electronic ballast with
double control, in this case for 150 W MH lamp (SYLVANIA)
HSI-TD Metalarc and 150W HPS lamp ( PHILIPS), whose
nominal electrical parameters are: Vlamp = 100 Vrms, Ilamp = 1.5
Arms. The digital control circuit is implemented in a
dsPIC30F2010 whose work frequency is 120 MHz. This dsPIC
have some especial characteristic as 6 PWM outputs and ADC
with 10 bits resolution, 154ns sample and hold time and 2 µs
conversion time. A MAX550A DAC is used for control of Iin
from Fig. 2. Fig. 12. Start-up for 150W HPS lamp. Above: lamp voltage. Below: lamp
current.
The FB, shown in Fig. 1, that controls the target power, has
been built using IGBT’s HGTP12N60A4D that include an ultra
fast diode to implement the switches S1-D1 and S3-D3. The
switches S2 and S4 are MOSFETs IRFP340. Gate drive signals
are generated with two IR2110 drivers. The inductor (1.3 mH)
of the LC filter uses an E42 core size, material N27 and the
capacitor is a 1600V MKP, 47nF. The number of turns of the
inductor L is calculated to prevent core saturation during the
ignition sequence, where the flux density in the core is
maximal. On the other hand, the copper section is calculated
according to the inductor current in steady-state.
On the other hand, the PFC stage uses the following
component values referring to Figs. 5 and 6: L1 = L2 = 400 µH,
inductors are coupled in the same soft saturation Kool Mu core,
Cg = 680 µF, Cin = 1 µF, Cc = 330nF, Rvi = 1.2 MΩ, Fig. 13. Experimental waveforms steady-state operation. Upper: lamp
Rvd =8.2 kΩ, Rvf = 150 kΩ, Cvf = 100 nF, Rmo = Rci = 9.5 kΩ, voltage, middle: lamp current, lower: lamp power.

Fig. 14. Transitions from positive to negative current through the lamp that
depends on the quality factor of the filter.
VII. CONCLUSIONS
A new digital control for low-frequency square-wave
ballast using a single FB circuit for both low-frequency drive
and resonant lamp ignition has been presented. The ballast
system uses a SEPIC PFC stage that regulates the steady-state
lamp power while the control of the next stage stabilizes the
light discharge. One of the benefits of this electronic ballast is
the reduction of components due to use of digital control and
fewer power stages than similar ballast, and the lower output
voltage of the PFC section. In this way, the proposed converter
is a universal solution for different lamps of the same wattage
(HPS and MHL). The converter is digitally controlled to define
three operation modes: as a resonant inverter close to the
resonant frequency to achieve the lamp ignition and initiate the
warm-up, and as a positive and negative Buck converter. The
Buck converter operation is input current controlled with high
output impedance, as is required to stabilize the lamp operation
in the short term (ballast action) and also to provide constant
lamp power during the lamp lifetime (long term). Transitions
from positive to negative Buck converter and vice versa are
performed in open-loop to obtain a fast response. The design of
the LC filter assures a quality factor that limits the resonant
current during the ignition and generates non-controlled
transitions of the low-frequency square-wave around the
critically damped behavior. Experimental results confirm the
system stability with different lamp types and aging. No light
arc distortion has been observed, and lamp power is accurately
established in nominal conditions and under dimming control
operation.
ACKNOWLEDGMENT
This work is co-sponsored by the Spanish Government
through the project CICYT TEC 2004-02607/MIC "Power
systems for discharge lamps and electrical discharge
machining" and the National Science Foundation (under Grant
No. 0348772).
View publication stats
REFERENCES
[1] W. Yan, Y. K. E. Ho, S. Y. R. Hui, “Investigation of eliminating
acoustic resonance in small wattage high-intensity-discharge (HID)
lamps,” Conference Records of the IEEE Industry Applications
Conference, 2000, Vol. 5 pp.3399-3406. Oct. 2000.
[2] Huang, C.M.; Liang, T.J.; Lin, R.L.; Chen, J.F., "Constant power control
circuit for HID electronic ballast," Conference Records of the Industry
Applications Conference, 2005. Fourtieth IAS Annual Meeting.
Conference Record of the 2005 , Vol.2, pp. 1193- 1197. Oct. 2005
[3] M. Shen, Z. Qian and F. Zheng “Design of a two-stage low-frequency
square wave electronic ballast for HID lamps,” IEEE Trans. on Industry
Applications, Vol. 39 No.2, pp.424-430. March/April 2003
[4] Standards on Electromagnetic Compatibility (EMC), Part 3, Section 2:
Limits for Harmonic Current Emissions, IEC 1000-3-2 (1995-03), Apr.
1995.
[5] F. J. Azcondo, F. Díaz, R. Casanueva, Ch. Brañas, R. Zane, “Low-
frequency square wave electronic Ballast with resonant ignition using
digital mode and power control” Proceedings of the Twenty-first Annual
IEEE Applied Power Electronics Conference and Exhibition, APEC
2006. March, 2006,.
[6] Ch. Brañas, F. J. Azcondo, S. Bracho. “Experimental study of HPS lamp
ignition by using LC network resonance.” Proceedings of the 28th
Annual Conference of IEEE Industrial Electronics Society IECON’02.
Vol.1 pp.: 473-478. Nov. 2002.
[7] R. Guo, Y. Yang, Z. Quian, “Investigation on the start-up of low wattage
metal halide lamp controlled by low frequency square wave ballast,”
IEEE The 31st Annual Conference of the Industrial Electronics Society,
IECON 2005. pp. 815-819. Nov. 2005
[8] Tae S. Cho, et. al., “Capacitive Coupled Electrodeless Discharge
Backlight Driven by Square Pulses” IEEE Trans. on Plasma Science,
Vol. 30, No. 5 pp.2005-2009. Oct. 2002
[9] F. J. Azcondo, F. J. Díaz, R. Casanueva, Ch. Brañas, “Microcontroller
power mode stabilized power factor correction stage for electronic
ballast applied to metal halide lamps”, IEEE The 32st Annual
Conference of the Industrial Electronics Society IECON’06, pp. 1733-
1738. Nov. 2006
[10] Y. Yan, R. Zane “Digital controller design for electronic ballast with
phase control,” IEEE 35th Annual Power Electronics Specialist
Conference, 2004. Vol. 3 pp. 1855-1860. June 2004.
[11] R.-L. Lin and M.-C. Yeh “Inductor Phase Feedback for Phase-locked
Loop Control of Electronic Ballasts” Industry Applications Conference,
2005. Conference Record of the 40th IEEE IAS Annual Meeting., Vol. 4,
pp. 2763- 2769. Oct. 2005.
[12] M. A. Dalla Costa, J. M. Alonso, J. Ribas, J. Cardesín, J. García, “Small-
signal Characterization of Acoustic Resonances in Low-Wattage Metal
Halide Lamps,” IEEE 36th Power Electronics Specialist Conference,
PESC’05. pp. 1469-1475. Sept. 2005.
[13] E. Deng, S. Cuk. “Negative Incremental Impedance and Stability of
Fluorescent Lamps,” in Proc. IEEE Applied Power Electronic
Conference, and Exposition APEC-97, , Vol. 2, pp.1050-1056. Feb.
1997.
[14] I. K. Lee and B. H. Cho. “A new control method for a low frequency
inverter of MHD lamp ballast with synchronous rectifier”. Proceeding of
the Twentieth Annual IEEE Power Electronics Conference and
Exposition. APEC 2005, Vol. 2, pp. 1060-1064. March. 2005.
[15] H. Peng, A. Prodic, E. Alarcon, D. Maksimovic, “Modeling of
Quantization Effects in Digitally Controlled DC–DC Converters,” IEEE
Transactions on Power Electronics, Vol. 22, Issue 1, ,pp. 208 – 215,.
Jan. 2007