Professional Documents
Culture Documents
D
Revised March 2000 M
74
L
DM74LS266 S
26
Quad 2-Input Exclusive-NOR Gate 6
with Open-Collector Outputs Q
ua
General Description d
This device contains four independent gates each of which
performs the logic exclusive-NOR function. Outputs are
2-
open collector. In
p
ut
Ordering Code:
E
Order Number Package Number Package Description
xc
DM74LS266M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS266N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
lu
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. si
ve
Connection Diagram Truth Table
-
Inputs Outputs
A B Y
L L H
L H L
H L L
H H H
H HIGH Voltage Level
L LOW Voltage Level
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Typ
Symbol Parameter Conditions Min Max Units
(Note 2)
VI Input Clamp Voltage VCC Min, II 18 mA 1.5 V
ICEX HIGH Level VCC Min, VO 5.5V,
100 A
Output Current VIL Max
VOL LOW Level VCC Min, IOL Max,
0.5
Output Voltage VIH Min V
IOL 4 mA, VCC Min 0.4
II Input Current @ Max Input Voltage VCC Max, VI 7V 0.2 mA
IIH HIGH Level Input Current VCC Max, VI 2.7V 40 A
IIL LOW Level Input Current VCC Max, VI 0.4V 0.8 mA
IOS Short Circuit Output Current VCC Max (Note 3) 20 100 mA
ICC Supply Current VCC Max 13 mA
Note 2: All typicals are at VCC 5V, TA 25C.
Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.
Switching Characteristics
VCC 5V, TA 25C
RL 2 k
Symbol Parameter CL 15 pF Units
Min Max
tPLH Propagation Delay Time
23 ns
LOW-to-HIGH Level Output
tPHL Propagation Delay Time
23 ns
HIGH-to-LOW Level Output
www.fairchildsemi.com 2
Physical Dimensions inches (millimeters) unless otherwise noted D
M
74
L
S
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A
3 www.fairchildsemi.com
DM74LS266 Quad 2-Input Exclusive-NOR Gate
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specification
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support
which, (a) are intended for surgical implant into the device or system whose failure to perform can be rea-
body, or (b) support or sustain life, and (c) whose sonably expected to cause the failure of the life support
failure to perform when properly used in accordance device or system, or to affect its safety or effectiveness.
with instructions for use provided in the labeling, can be
rea- sonably expected to result in a significant injury to
www.fairchildsemi.com
the user.
www.fairchildsemi.com 4