You are on page 1of 5
HD74LS 3.74 025i21.0;12¢ Esee-tisaered Flip-Flops (with tm ‘The HO74LS974, B-bit registers features totem-pole three- (PIN ARRANGEMENT state outputs designed specifically for driving highly-capacitive ‘oF relatively Lowrimpadance loads. The high-impedance third en state and increased higlogi-level drive provide this register . with the capability of being connected directly to and driving 7 the bus lines in a bus-organized system without need for inter: 0 face or pullup components. They are particularly attractive for implementing butter registers, 1/0 ports, bidirectional bus drivers, and working register, The eight fliptlops are edge " triggered D-type flip-flops. On the positive transition the lock, the Q outputs will be set to the logic states that wore satup at the D inputs, ” FUNCTION TABLE ieee Daapar Notes: He high evel, L «low level, (Top View! X= ilevant Geapae coral] Clock | _D- 1 © tanaton trom low to evel @ H 0, Meret efoe te pe fndiated way state a z {apt conditions were uabibed Z eff ighimpedence) at of heesate ‘output MBLOCK DIAGRAM woo we www ww [RECOMMENDED OPERATING CONDITION Tien a a a Sage Ye [ee [ap ee ett log Yar p= pep Output current =} 25 |_at STS Cae ple [Tee as width “Lr tever | 15 = ae " ‘Data setup time te 20t = = = Data hold time To 3 = = = SC 254 @HITACHI Hitachi America Ltd. + 2210 O'Toole Ave. » San Jose, CA 95131 » (408) 435-8300 HD74LS374 ELECTRICAL CHARACTERISTICS (Ta 20~+75°C) Vow 2A =f v utput voltage = T ~ ow " Vou im v ones ot een recta ew PER SS Tare Vea Ste a Taree Veo Sas Wc. 28V, _ = =T[01 Twa Seon inet wipe corre] “her [Woes w= ies cas ota i [Wess Tae ak Sse MSWITCHING CHARACTERISTICS (Vec=5V, Ta-25°C) Tovimom det fewer | Jew [ee] pee vio to Te | @ | cna =~ s {= tof rman uf a ‘Output enable time se oc @ 4+ ns fe 3 Ss i t 7 re TESTING METHOD Test Greut rl @ HITACHI 255 Hitachi America Ltd. + 2210 O'Toole Ave. * San Jose, CA 95131 + (408) 435-8300 HD74LS374 Nowe: 1, Lapat pub; (7g = 1S 7g." 6at ‘Glock pets PRR = Ml, duty cycle SO% Data inpet, PRR SOOKIG, duty cycle SOR 2. Imax: t= 2306 0, * 28 Wovetorm-2 Beha Pisv —* =v 2 1, Input pula; trry 15am, 70, = 6a, PRR IMs, ty cycle 50% 2 Waveform A fot an output with internal condlons such that the outpt is ow trenpt when diab by the outpt cotsl, Waveform Bi for an output with internal ‘conditions much that the output i high except when abled bythe output contol 256 @HITACHI Hitachi America Lid. + 2210 O'Toole Ave. + San Jose, CA 95131 + (408) 435-8300 HITACHI/ LOGIC/ARRAYS/MEM ec— D M@@ 4496203 0014913 0 mm PACKAGING INFORMATIONS 7-90-20 Factory orders for circuits described in this databook should HD 74LSOO P Inco «thea type umber expe Inthe follow: ingore, ~ Package; Paste DIPtters P Certip: nets Circuit decriton Prefix HD itch Dig 1c Plastic DIP eu rn 16 Pin peal | (a q fg 1 po @20 Pin (24 Pin ono ooze 4 : oy, Fe @HITACHI Hitachi America Ltd, + 2210 O'Toole Ave. * San Jose, CA 95131 # (408) 435-8300 HITACHI/ LOGIC/ARRAYS/NEM 296 D mm 4496203 0014914 2 T-90-20 PACKAGING INFORMATIONS 15 meu 2 cons 20 Pin (24 Pin veo : Det fue my i ih a Bey a 7 | 3 3 oe H @HITACHI Hitachi America Ltd. + 2210 O'Toole Ave. # San Jose, CA 95131 * (408) 435-8300

You might also like