Scribd Logo
Upload

Welcome to Scribd!

  • CamScanner 11-22-2020 22.11

    Uploaded by

    Saad Nadeem
    4 views10 pages

    Original Title

    CamScanner 11-22-2020 22.11 (1)

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document

    Copyright:

    © All Rights Reserved
    Download as PDF or read online from Scribd
    Flag for inappropriate content
    4 views10 pages

    CamScanner 11-22-2020 22.11

    Uploaded by

    Saad Nadeem

    Copyright:

    © All Rights Reserved
    Download as PDF or read online from Scribd
    Flag for inappropriate content
    of 10
    Nusi- SEECS. aeeaououm EE-423: Embedded System Desi Submitted By: Submitted To: Saad Nadeem Ov Usman Za bik BEE-4JpD 203954 Pout (A)? ~~ The ARM Cortex 4-53 iS a config vrable Xi which svppotts the ARM VBA ISA, inclvding both 32-bit and 64 bit modes. This IP-core is Ublized in a variely of tablets and smartphones ; designed to be cnergy Cfficient ; capable of being configured with mvuttple coves on the same chip ARM Cortex 4-53 Mem ovy Hierarchy + The Cortex A-53 can issue fwo instructions per Clock cycles at yate of up £3 Giz LR uses three TLBs ( instruction TLB, data TLB and — Second level TL [hike an L2 cache) @ Instruction and data TLBe are associat ive. storing upto 40 entries [ 2-eycte penalty on TLB miss J # Steond level TLO ic 4 way associative Set With S12 entyies [20 -cycl miss penorry (fo get te Pe table ia memory) | A tabvlay Yepresent Mt ion of the enc) hierarchy 7 Shown. ® | \ - . Miss Pena Ley Structuve Size Org ani zation Clock eyetes) Ins tvcHon’ . ee Micro TLB 10 ent vies Fully associa tive 2 Data MicyoTLB| 10 ent vies Fully asso cid Live pe 12 vaified TLB | Si 2 entries Y-way sel assocativ 20 Lt instruction 18-64 KiB, | 2-way sel associative 13 cache 6U-byte bleck L4 data cache | 3-64 KiB y 13 U2 voified coche) !28 HB - 2mig| "6 ay sel associativ 124 AA Leu A Page mi Cache keeps track, of the location of a Physical Page Wo veduces the Caches tagged. Both the Lt data SC a wwite- back O70 writ. Por a sed of vixival pogeti. Lr TLE are virhvally Ponat Mss. Indexed The oa and physically and LD defavd ting be allocate’ Cathe pe ug The virtval addvess, physical od data blocks fr © the ARM Cooter Ag Coches and TLE ¢ 1 assunnng 32-bit address. A) Instywetien Access: Virtual Address <327 Virtual Page Number <167 | Page offsel <9 Lt h | Block Tina tag | Peal Page Serie aumbey index < 407] offset <6 | Inbtwelion Tig L4 cache tag <1¢> Instwehion Cathe To Cy Physical Addyece <329 — (8) Dota Accew Path ® Vinal Addvess <327 Viral Page Number <1b7 Poge offset nuntber Se Data TLB 7 ey Real page nae EE Aumber <16> E ————— 4 . WH, ie. Phy sifal Addressk 327 L2 tag compare

    You might also like