You are on page 1of 82
Tnregrated EImevitS ond operational Ampli fier Definition of Ic + the Tntegrated erate sree senescent eens Mimiatore | lew cost electaonia ciacuit consisting of active ond passive components that ane innepanably djoindd ewe ee Single crystal chip of Siliten Advontages of res; Nrumiatuagation and hence increased epipment density 2 Cost NeductiOn doe +to batch prccessing 5. Increased System meliability dee to elimination sf seldered joints 4 Improved fonctional -penfonmance 5: Tncaeased operating speeds 6 Reduction in power consumption. Aassificotion of tes + F Based on Mode of opeaation fs 9) pigital ze s 6) Unean ze’ 3 Eels + aigital res ane complete ivalemts fonctioning logic netwonks that are eqs of basic tromsiston logic cinevits & 2 Gates, coontens , Murtiplerens , demouttiplerens , Shigt Negistens Limean ze's: Linean zc'S ane equivalents of discaete +tsansiston hetwonks — sv¢ch as amplifiens filkems , frequency multipli@ns and modvlatons that often Require additional external components for Satisfactony operation uy op -Amp s E Based on Fabnication ) Monolithic xe's ) fybuid e's |9) Monolithic Zesty monolithic Tes all Components (active and passive) ane formed simpttoneousty by a difgusion process. then a metalligation 1 process ig vsed iy inten connecting these Compone to fone the desised Ciacvit 8) Hybrid Tels! Tn Hybrid Tes , passive Component (such as resisters and capacitons) and the intencenneckions between then ane fonmed on on i as 4 insvlating substrate the sobstaate is vsed as V KS. chassis fon the integrated Componen' Ackive Components such as tdamsistons ond diodes oS well as monolithic integnated CiacultS , One they connected to ford a complete circuit: (ii) Based om Tntegrated cirevits devices used ¢ Monolithic Hy baud cisevits Cincvits co polar Unipolar. eee i —y PN joncheoy Di-elechig Mos JFET isclakoyn oa iSclaken SBE and Revit Complenity + the concept of re was intaoduced at the begiming of 1960 by both Texas instruments and Fainchild Semi Conductons. 5 nee that time | the. Size and complerity af res have incaeased Rapidly OS shown by the bnice chronology . Envention of VVAt Transis tod 2. Development of 455 - 1959 Si Tnansiston 3: Si planoa Techmotogy donction transistoe 954 diode he Finst Te, Small 3 to 5o gates] chip Seale imbegiation — aporox (1) 100 ee ae transistors | chip (hegie Gates, FUP flops) simediom scale 30 +0 B00 gates| chip ©) Integration (eo £0 000 transistors eae Cmsz) par chip-(coontens , Mox's Addens) & Longe seate 300 ts S000 gates/ chip 1990-1980 Trtegration (QL) tee to 20000 transistors (1sz) pen chip (8 bit BP's, Rom, RAM) F very lorge More thay 3000 gates chip Scale rategakten x) 20,000--1ovecce trons- 1UBO- 'T4O (visz) ees | Blap (16 oma 32 bit BP's) B oltre loge io to tot transistors] chip scale intepration (special procenom, vistval (910 - 2000 (ursr) meality machines, Smant sensow ) 4. Giant - Scale > id transis: [ chip Frtegnoki ™ Manufacturens Designation s for Cees ciacuits Fach manufactsen uses specific Pand assigns a specific type numben to the rc's it -psoduces. that i$, each manufacturer uses ifs Olen Identifying initals followed 64 its own type Mumber- For Cuample the 4! type of eel Compensated op-Amp was ouiginallly manufactured by Fainchild and is sold as the PAT#I, whese HA Repnesents the identifying tials used by fair chaild- Initials used by Some af the well Known Manvfactoaens of Lin@an Ics ane as follows Fainchild 7 BA, PAF Nakenal Semilondvetoa 1 LM, LH, LF, TBA motorola aoc Mic | | Texas instrument SN | ca, cD | . RCA | OG. 50 | Signerics i N/S > ne] a | | 1 BB Bus Baown Foinchild' 5 original BA THI in also monn factused Haein by Varios cthen manufacturers undo own designat ons , as follows - National semiconductor LM TL Motorola Moire RC& CA3F#) | SN 52H) Texas Imstraments caus | Temperature hanges of res} N54). All xe's manufactured fal) into ome of the three basic temperctuse qgrodes. HomiVitony temperate ange Pscee to. lasec 2. Trdustnial temperature ange -oade to +85°C 3: Commencial temperature range oc to t+30c. Applications of xe me's hove become a Vital pant of =Modeny electaemic circuit LUrC———SSS (Computer oe 2+ Avtomobile Se 3: Home appliances 4° Commovicat on B+ Csntach 30 ee whesce they penmit Miniatuaigaton and Se ———L._ | disuete Compments OPERATIONAL AMPLIFIER LoP-AmMP) * An xZmpontant Lingan Ie is opersatkona] Am plifien. the operational Amplifiee ww a multi tenminal device which internally is qite Complex - oP-Amp is a duect coupled high gain amplifier * OP-AmP Con be Used +o amplify beth a-c and dec si ‘ | gnals | i | * 9B Used to Penfonm a Variety of matnemati-| ~e€al openotions such as Additim, subtsactiom, begs aa Diffaentahan | aa (ian etc, Henve ane doe to its Use in penfonming mathematical operations , tt has been given a name “operational Amplifien | ¥ Eanlien op-Amps wene designed by vsing Vaccum | tubes, Hence the op-Aamps wene boiky , Power ey and expensive. * Between 1464 +0 1768 the Ppepolan 74! integrated Ciacoit op-ANP was intnoduced by Robent . Jj -taidlas’ * the XC vension of op-Aamp uses BIT'S and FETS which ane fabricated Aleng with the other! soppenting Compements m a single Semi Conductor chip Advantagen : lew cost, senal) SIZ2, Vensahle , flaable | | Applications + | Commynicakioms , Computens , power and Signal Sources , Process Contnol, displays .ond measuring Systems. op-amp symbol ond Tenminals f | op-amp symbol t The ciccuit Sehematit of an op-Amp is a triangle 9 Shown Os Figuse below: St has twe mpot tenminals and one ovtpot tennina\ Foveatins ee 3 ovtpot tenminal- Non Envertng inpet Packoges 4 thene. ane thee ‘Popelor packager available tothe metal can (To) Package 2 the flat package () flat pack B- the dual -in - Live, package cai) OP-AMP Tenminals + oOp-Amps have five basic tenminals , that is t Two mpot tenminals 2 me ovtpot terminal 3. Too power sopply tenminals meta) cam | | Nee Taventing Enpot a ootpot Non | ao + Fapot ~Vee the Tc 741 8 piv metal Can is shoon im figore below Tab locates opgees Png wot Inventing Tnpot Fig) } a PH om invent inpor the TC 741, B Pin Minr Dip is shown in Fguae(s) betows off see Nol ai nc io eat inpot uv Non - FwEM ng porpot Inpok vo oggset Nott | | | Powen /Spply Cemnections | | the +Vec ond Veg Power Supply tenminals | Connected to two de yorkege Sources. the +e 1s | connected to the fesitive tenminal of ome Source | land -Vee in Commected to the negative ey | of other Sovrce. where the two Sovaces are ISV batteries each. These one typical Values , bot in generat, the power sopply Vortege may Tonge fron | aboot +5y to +22V- the Common tenminol of 4Vce ond -Vee is Connected to a Aeference point on grovnd : Vee > i = 6 3 s | 3 gcc The Idesl openational Amplifier: | the Schematic Symbol of an op-amp is Shown ww Fique below. the - and + Symbols at the inpot nefen to inventing and coe inpot terminals fespectively. fie Sf V=0 , Ovtpot Vo 48 Igo? oot af Phase | voit inpot Signal Vo- And when v,co- Ovtpet Ve wil) be inphase with the inpot Signal applied ak > aro Ne vy Figla)! Tdeo\ op-amp whe op-Amp is said to be idea) i it hos the following Charactenistics- che Enginite voitoge gem Rot =e | Since gun iy @ , the voltage between the ‘eventing and nom inventing terminals ie deferential Input Vorteg@ Va = Vy-Ve is essentially Zeng For | WMite outpet Voltron Vo: | 7 \ Ae Stes | Nd | | 2 Infinite impuk Aesistance (Ri = «) : Because of infinite inpot nesistance the | ideal op-Amp draws No Curent at both the impot teaminals ie: azo: So that almost ony signal Sounce Cam drive ik and these is Neo loading of the preceding stoge- 3 zero ovtpot Resistance [Ro=o0} So the ovtpyt Gn drive an infinite Rombe of orhen Sovnces- ls Emginike Band width [ Bw =o) So that any Frequency Signal Fao o to co HZ con be ampligied with oot attenvatioy 5 ofeset Vortoge Vog = © je when V 6 common mode RejecHon Rato (CcmMRR) = 0 #. slew Nate (SR) = 0 so the cotpot voltage changes secon Simultaneously with inpot ee changes: 1 practical op- amp { equvatent Cineuit of op- Amp): The ideal op-AMp chaaractenistics cay Never be mealiged in practice thease ane practical op-amps that can be made to approrimate Some of these choractenistics osing oa _. feed back Arrangement: the Phyical Amplifier Ys mot @ ideal me Se the chanoctenistics of prackeal op-amp au open leop voltage goin Pow xo : Fapot Impedance Ri fo | ovtpet Impedance Ro # ° off set Voltage Vog 15 finite i} V=Ve=0 Figune Below shows the eqvalent Ciacvit of am op-amP Ne Na vy Fon the above ciacsit Ao fo, % FO and Ro fo- | FE con be Seen thet op-Amp voltege controlled Vettege! Sovace and Aor Vd is an equivalent +thevinin Voltage Souacel aps ond Ry is the +hevinin equivalent Resistance looking back mM to the ovtpot +enminal of an op- Amp the eqpivalent ciacuit is useful in analysing the basic openoting principles af op- Amps - Fon the above eikcuit , the ootpot Vottage. is Yo = Aor Vde Vo = Pot (v,- ve) the eqpation shows that the op-Amp amplifies jthe digfenence between the two inpot Voltages. open sep operation of op-Amp :(op-Amp without Feedbact the Simplest woy to 0S@ AO SPp-Amp is in | the open loop mode 6 a Vo | Refen to the obove figure , ohene Signals Mand Vy, one applied at nom inventing and inventing | inpot tenminals despectively | simece the ae” my 4 nite , the ovtpot Voltage} Yo iv either at its positive Satunation voltage C+ Vsax) | OL eee: Satonatim NT be Sf WrVe D Vo=4+Vsar = t+Vee | Vis Nz => = -Vsat = - Vee Hene the ootpot assumes one of the two possible output States , that iS +Vsat Ok — Vsar and the amplifier acts os a Switch omy this has Umited Wwamben of applications such as Voltage. Componaton , Zeno Coming detector e€C+ open leap op-AcnpsS ore Mot Used in Linear a Vi Cations. Fox practical op-amp (open loop ) ARE : Vy20 y > Vo “Mi 5 Assume — Agi = 10 Yo= Mot Yd = Aor Cy-v2) Rol YW coselt -6 ee Noe ee enn oie | Oy, ease SE yozimy => viz wx? = toov Fe consider case @)! ovtpot voltage loov 4 nek possible, becavse oytpot Vol tog Connot be preston thon supply Voltage So ovtpot is Saturated 50 Vo= t+ Var T+ Vee Similanty sf y, esse ts st vy sipvy > Vo= -AorV2 = -ONV eg oe yy my, en ene = ce i Open loop op-Amp configurotions t thene ane thee open loop op-Amp Configurations h Diffeenhal Amplifier 2» Feventing Amplifier 3 Non inventing Amplifier - © Dif ferental Ampli fen» Figuse shows the open leop digeerental Ampifien in which inpot Signals Vin and Ving OKE opplied to the fosihve and Negative. Inpot teneninals . Since hE -OP- AMP amplifies the di¢fenence between he two impot sgnals , es eae S| the differential ampli fen yVee i signal |. Vine! Signal A | | | open leop diteeren Hat Ane Bem Voz & Va | Vo= ACM-ve) Rint » Rie Ou weglegible Compared to tho | | iapor kesistance CRY of the oPp- Amp so ew | - Yo = 8 (Ving = Vinw) © Emvenkug Amplifien ; Mae = Vee | | Here Ne < é ' > < = " > => < 1 < y VY : > < 3 | Vee Fig: 3) Non mrventing Amplifier? | | open | | | 4Vec = HE ve veltege iW ook of phase with | t nespect to genvme sat input by Isc loop Inventing Amplifier Vo = AVin Vo 2 - AYin Rug Kn the negakve sign Indicate Ss Hhat the ovtpol Here WV, = Vin No =0 ovk pot Problem » fo Sa anplitien Deve Vos Yo A Va = AM =ACy~¥2) = ANin petenmine ®) Ving = ShV de Notkage is inphase the ovtput Vorkage in each Cases for the open loop shown aw Figure above - Vina = -THV de 10 mV ms, > Vine = omy Ans with the impot voltog of the difcesennal the op-Amp is a THI with the following | Specifications . A= 200000, Riz 2MA, Ro=WsA, Vee =1SV | -VeE =z -ISV and ovtpot Veo \toge Sein Vey lew, |? =A C¥iny - Vina) =A £€ 200000 ( sxis8 - (~3) xe) = ohv de = & ANG Vp = Rooooo to x15 = -2e00 V Ams Now op-Amp satvaates ak Liev: Viny = tomy AMS = toVE MV FS i mV Ning = g0mv Am’ = 99 Vi my = 28-25 mv: Vint Tdea\ Bast the ple’ Keeping eexe Here assumed Facey © opamp eqpatitm Voz Avg = A(v,-v) t ef Vy Vs Vg is shown in Figure below - Ve\toge Taansfen Cuave + | fem A Constant WA. deal voltage transPer Cuave a Tdeal because ovtput offset ae ede is te be zeno. | the graph we Com Say that the copot Mortage is disectly -pepontonal fo the inpot difference | jona Feedback the vtility of increased by a: oot pot there Mme cracvit behaves i only ontil it Reaches the Saturation Voltages and that thereafter cotpot Vortage Aemoins Constant. in Edeat opramp ? Cwegarive feed back’) On op-Amp can be gacaty Negative feed back. the in this case is not driven in to Saturation nm oa Linear manner: ane two basic feed bock Comnections sed. Fn eader to Undenstand the operatoy af these Cacvit$, WE make +wo Kealistic Simplying assumpkers the cumment drawn by eithen of the inpot I Fenminats (non inventing and inventing) 1S negtigible a. the differcewkal inpot vottage Ve (eece ey nee inventing and Inventing inpot tenaminals is essentials Zero. Lnventing Amplifier t The cimcvit of Tnvenkng Amplifier ciaesit is | shown in figure below: Re | Fig: Taventing Amplifier the output Voltage Yo is fedbock to the Inventing inpot terminal thnovgh the Re- Ri network whene Re jis the feedback Hesistor. Trpot _ Vi Cac om de) is lapped to the inventing input terminal thaough Ri and hom inventing input tenminal of op- AP is grounded. | Analysis : | Fon simplicity , assume am ideal op-amp- As Vaz _ | Mede ‘a’ is at ground potentiat and the coment 4 | thaough es : (2h se | RX 1 | Ase Simce Op-AMP draws ho CvAAENE | all the curren' flowing thaough Ry most Flow thaough Re: the Svtpek vertage | From they cineurt --%e 3=@ | = ©-© pee Mes RE | | Mi Ri the sRegakive Sign indicates a phase Shigt of [80° between Vi and Vo: | Also Since IwWenkwg tnpot tenminal ts at Vintual grovnd , the effective inpot impedance ts Ry the Value of Ry Shovld be kept fainly lamge to avoid leading effect Problem + Design an Amplifier with a gata of -10 and Linpot Resistance equal to lokn. | Solution’ Simee the go of the omplitien is Claas oy inventing amplifier has to be made - | the gain of Invenkng amplifier in a ee P Ae ce a | | -io= TRE a | Choose Ry= lok | Rp = - mer Ry = - Cle) xlokn = lookn. | | Problem: | Fox the -Cikewst shorn in figuse below Ri aie kA, i | Rp slook , VizlV- A lead of 25KR Comected to the ovtpot terminals catestate () 4 Gi) Vo fin) ce fd | totaly conent) No gin hoe coepaes Dias | j Re (ook) RK 24 Vv oa lok solution! lz onma lok | vie 7 OK* civ = - tov | 10 KN deen —- (-Lov) | 2 = = Oema~A- RL d) Total coment ips tt = ovr oy | io = ors ma. Tr an inventing amplifier for a +e inpst ootpet wh) be -ve, therefore the direction of bo | is as Shown in figuse ahave Practical Inventing Amplifien * For a practical op-Amp the expnession for the .closed loop Voltage gain shovld be Calculated vsing the low frequency model oF inverting amplifies] The eqpivalent cincvit of a practical aca amp lifer) is shown in figuae belots R 4 | Eqpivalent 33 ae Giacit of a 2 + practical Ro op-AmP Pn © inventing | E La Amplifier | This cincuit can be Simpli€ied by neplacing the | | Signal Seonce Vr and Sesistone Ry and Ri by thevinin's papatent as shown im figoae below, which iy analysed | |t calculate the exact efpnession for Closed leap gem [Ser ana inpok Impedance Rip Fig): Sienplified cihevit by | | * using +thevinin's | - eyivalent 5 | | Rig Fig! Simplified ciacuit by using thevinis equivalent the input impedance Ry of an Op-AmP is vsvally mock greater than Ry, So we MAY sssume Veg ZVi and Reg = Ri Frem the ovtput leop in figure (6) Ve = io + AoLVd —?>O Msc vg + ike +¥o =0 —> © Potting the value of Vg fier eg ® co €4O ond Simplifying Vo = tRo + AL (-iRe -Vo) Yo (+ Box) - i (Re = Rot ee) —-6 MSO the KVL Leop eguaton ives PS g a) potting the valve op t Laem eg ® in e4@ and solving fa closed Loop go | Nz > iC RIARG) + Yo 2 Ne Re = vi > Vo(t+Aar) €£ @Rr Re) 4 Vo Ro ~ Rot RE Y= VoC + Bor) +/Vo Ro - ApCRE Vo ! vifo — Bet Ref = vo ve (Re = Bet Re) = Vo (t+ Aor) CRi RE) + Yo Ro ~ Voor Vi (Ro = Bex Re) = VoR, F¥ORG +Yo AL Ry + Yo H6L Re +VeRo 7 Yo agl Ry Vi (Ro~ Rou Rp) = Vo( Ro Re + Ri (tHe) ] | LR Aa = = —— | Vi Rot Ret R)(14 Aor) Ro - Aor R, fer = ana ond AOL) >> Rot Rp Roza) | Rot Rp + Ao, Ry i | Po = TRE Ri | Zxpsr, Resistance Rig 1 pom figt) | Yh / vy, a / / lasting the. seep eqpation and Solving fox, Vg + (ag tre) hoo.Va =o wa C14 gde) z - (Re Re + Re) t+ Bor Non inventing Amplifier { i | Sf a signal Cac on dc) is applied to the nom- inventing inpot temminal and feedback is given as | | shown in figure below the ciaewit amplifies with oot ean +he. I | npot Siral Soh a cincvit is | called nM ~invenhng amplifier. 9b may be noted that it is alsa an ative | feed-back syste as feed back in being -fed back te | the inventing Mpot -tesminal- se ra Ee aes Problem | design an Amplifier with a gun of +5 using me OP- Amp Solution: Since the gain is fesitive , the amplifier is Non- inventing Amplifier - Assume - Ry = tOKSL Aa = 1+ Zé R) 5214 RF sy Re =H] z ' Rp se KlokKn = HOKN. problem > xn the Cincvit shown ‘ur Figose below let R= Sk, Re = 2oKN and Viezlv+ A load hesiston of SKN is cemnected at the ovtput: calevlate () Ve G) Aer fir) the load Comment iL dv) the ovtpet coanent {o indizating propen direction of flew No a(0+ _ zee Vay) - R Ta Soloti | | | | Oo) we (i) te = LE atime FO2Ma = QEma| the op-AMP OotPot Coment io Flows ootwonds fren the opt pot genchm . Practical Nom - Inventing Amplifien + the analysis of practical nom - inventing Amplifier pengonmed by osing the eqrivalent Cixcort shown | cam be in Figone Bele: Re ee (vat?) fe ] ; Pot Vg Ri { Ve — L Fig: Eqpivalent Circoit of Nom inventing Amplifier using low frequency model- writing Kel at the inpot Mode (ve . cars) Ye = Wary nt Yak Yyvo = Va (We Yi +e) + Mi (ut ¥¢) — © writng Kel at *he ovtpot node a + Vi -Vo) es (Vo - Aou Va ) Yo Yo (¥¢+ Yo) = Ya (Avi Yo +¥p) + ¥—e vi —7O From §O vg z YoYo ~ Citte) i —=@ Y4Yit Ve substitute € @ in &@ , agter simplifying pee ee ese eae ee 3 “(ou ~1) Yor - Cnsyi) (Yer ¥e) ahs | is the neqired ciesed loop gain of practical inventing amplifier. Tdeal Amplifier , App —> © , So vsing in ey), we get | a = Bae Yo CtYE) = Ye Yi oe Rou a | Go ¥e) - Yore | SOTe _ Cnt) (Yo + ot Cure) Co tye) | Porsal AcL | rer = Cn ye) ce te Cyt Re Y6 Ye Ye Ry Vintual Ground | | the di¢fenental inpot veitage Vd between the | nom inventing and inven ting teneninals is eee eaet Zeno. This is obvious because even if ovtpet Vortogd [is es verts , doa to large spew loop gun of op- Amp] lane digeenence vortoge Va at the inpot terminals is — almost zeno- % €k 9 ovepot Voltage is 1OV and the Agr is 10 then No = Na. Ao vgs Ye = HL stm Ao. tot | Hence Vg is Very Small. FAs Aa 3 © , the differential voltage Vq —> ©, and | i | qgsomed ke be Zeno for analysing the Cincvits Me | Mae Vian oe So | | Row Fou 2 | | Vy Mb | Re i OG | | St v | vj 120 | thos we Can say that unden Linean Hanae. OF operation thene is Vintually short cincvit between jthe tio impot tenminals, in the sense that +thein | Vortages ane Sam@. No Comrent flows from inpol jtenminals to the green | the above figuse shows that Phe concept oF aaa guoond. the Faice Line indicates the Virtval | Shont between the inpor +enminals- | now ip the nen -inventing terminal is Gtovnded Jey the concept of Vinua} Shont , the inventng | terminal is also at groond potential | though thene is Jno phyical connection wetween +e Inventing terminal Phy a) Jana the groond* thy in the Principle of | Vintual gerd L Voltage Fotlowen * my the Now - inverting amplifier if Re=o0 ond Ryze, we get the modified ciacuit shown in Rgue below that is the ovtpot Vorkage is equal +o inpht Vortage beth in moguiede omd phase In othe woads we [con say that the ovtpot Voitage follows the inpot Noteoge exactly: Hence the Ciacvit is cated oO ‘Vortage Fellowen'. | ge is also called beffer Amplifier omits gen amplifier. and isslaken Amplifier . | | |navankages [1 tapok impedance J Very high (‘ ma), os | we cotpot impedance . thene fue je draws neglegi ble coment fiom the Sovace + thes a voitage fellow may be vsed as buffer for impedance matching | that is, 40 Connect a high impedance Source to a | low Impedance load. | a Sk has lenge band width) Differential Amplifien 5 A cucoit that Amplifies the difference between two signals 1s called a Aaigference ox differential ampli fier. this tyPe of the omplifia i i os 4 Ciacoits: is yeny vusefel Ur Instrumentation CiACul Ro Ry Ng Ve ~2|> 6 o— » + | y — s | t Ry Ia, Ry | Fq: pigpeaenhal Amel fren —™~ 2\- + ae, < \ &é i) 2ls Agten Simplifying i Vo = = Cy-v2) eT Seoh a Ciatwit iS Neny usefe| in detecting Very Smal) aipfeences in signals since the. ge = com be Chosen +o be Very lange \ Fox example st Ry = 1OOR, , then a Small diggerence vy -V2 iS amplified too times- | pigfenence Mode and Common mode 4ains. ovtpot of & digfenential amplifier Vo = = (y-v.) © then Vp=0+ that is , the signal commen | to beth inpots gets cancelled ond produces no leone voltage thn in truse for an ideal op-Amp, howeven a practical op-Amp exhibits Some small nes powe| to the commmm mode Compment of the inpot Voltages | too For Crample , the ootpot Vg will have digfenent Valve for Cases G@) with Vv, =loohv and V2 = sopv [Gi ) wit vy =tocoftv and Ve = avopiv ever thovgh the digfenence Signal y,-V, = 50 fAV in both the Cases + the oot pet voltage depends not ely ope the difference Signat Vg at the Inpot , bet is algo affected by the! 2 vortrage og the inpok See , called the commen - mode signal Vem defined oS V+ Vo | | Vem = fa For differential amplifier , though the Ciacoit is Symmetric, bot becavse of the mismatch the gain at | lage ookpot with Aespect to the positive terminal is 3 u i gtvde to that of the negative sughety diggenent in magne g Lenminal: So even with the same Voltage applied +o boll Inpots , the oot pot is mot Zero - the ovtpot cherefare bmusk be expnesed as Ve = AVY) + Asan — > @ where V, = Voltoge murtipcation fis inpat 1 to the| evtpok with — inpot 2 groonded Vas Voltage Mottiplication from inpot 2 te the | | ostpee with inpet 1 groonded. * Vv Vv since Vem = *YE and Vd = (i - Vo) Fy J i | Ve Vem + + Vd » & | V2 = Vem~- vq —+@® FE f - T | supstitore the Valve of Vy and Vo im eq @, we get Vo= ama + fem Ven — > ® where Apa = + (a\- Az) " fen 2 At Ae the voltage gain for +he difference signal is Am | oma that for He Commmm mode Signal is Aem Commm mode Rejectim Ratio : the nelotive Sensitivity of an op-Amp toa diffenence signal as Companed to & Commm™ made signa) ws called Comme mode Rejectio Ratio Comer) omd gives the Figuae of menit (0) for the differentia) ampli fier « So, cMRR is Onan by rte] Prem ond is vsvally expressed in decibels (48) For example , the MATH! op-Amp hag a minimum CMRR of 710dB- we shostd have A lange , Fem shovtd be zero Dm eee So, Wighen the value of CMRR, better Js the op-Amp: Problem} Deteamine the outpot of a differential amplifier fon the inpot voltages of 300hv and 2HOMV~ the | digperential gain of the amplifier is 5000 and +the leaieet op ees a) O).le0) (ii) 10 Solution ¢ aMRR © coset: CmRR =100 , Wy > s00pv Y¥, = 240 BY Va = V,)- Vg = 300pRY — 240 RY 6opV = 3 v + 24oPpV Vem ES a ec SiR oec aes) = 240 PV 2 i Aam = 5000 a Apna emer 2 OOM > em = - Seee Ben CMRR yoo . => Bem = 50 | | Vo = Adm Va + Acm Vem = (S000 x 6opv) + (80 * 210 PY) | Vo = 315:Smv- i fase 2 4 a ES MRR= 10 Vy =300pv , Vp =240RY - fom A. | | cmRR= SP => fem = eM = 5000 _ rom CMRR to> Vo = B00ro13S5 MV> poweva with Reomp in omp int Cincoit Hae te he = Ry R, Vor (+ | + Re Tp Nor = ('* ios Fe Tas 1 Mong op-amps ‘provide offset Compensation Pins ko nolligy the ofc set voltage FG for the THI OP-AmP we below ges che The manufackorens \ A | connectioms | necomment that & rok poten hometen pokewhome ven be ploced acsos$ offset noll PINS Toand 5S and he q +o the negative soppy pin & the wipen be connecte per is aajosted to MOllity the position oF the wi ookpot @pfset Vo tage thermal Dip! Bios Cusaent , offset Corrent and offset Voltage cnonge with teempenoture+ A Cacvit conePolly, nolled ot when the tempera tore nises +6 aste may not Remain So as'os this is catled dft: | opfsek coment dnipt is expremed in rare rl ofpsek Vortoge CS ——_SFEEE in ofgset fox each degree celcivs change in temperature the Vettage V2 ab the inventing terminal fs Vz Vo _® RF RE avs [EL] e ( ) mR Ry Smee Ving = -va\ ond =O _r—— Re —l vy s i) thes the ovtpot efeset Moo ie of an op-Amp im closed loop Configuravion is One by Above eg . Toral ookpot offset _ the total ovtpot ofeset Voltage Voy could be either moae on less than the ofpset Voltage prodoced at the outpot due te Impot bias Comment ox IMput ofp set Verroge alowue. this is because imput ofeset Voleage igs and the inpot bias Ccorament Tg Could be eithen positivel on negative with wespect te ground: Thenefone +he max offset vottage at the ovtpot af ay investing and hom inventing amplifier withoot ony Compensating techniqAre _ } Input offset Voltage : | | raspite of the Use Of the above Compensating) techniques ,it is foond that the ovtpot vortoge may still Wot be Zero with Zero impo seas thin in due to ; i onevoidas\e imbalances inside the op-AmP ond a small oltoge iS 40 be Be on npat tenminals +o Voltog i opplied afr he tmp m thi tage is Called | make ovkpet Voitage Benes ig Vol 8) ; j ui yo the voltage Aequise | mapot offset Voltage Vies* this 15 oitage Aeqpin : tage ie be applied at the inpot for _ ovtpot Vol 8 7 lows to Zeno volts as Shown im didoee below Vo = Ov vy ios Fig@®)iop-amp showing input opeset voltage . Figose shows the Non - inventing and Inventing Amplifu ents, R | a Re { | i | \ | | | ve Vo | | 1 i = | { = = Fig(b) : Non Imventing Amplifier Figl) I Baventing Amplifier Sf Vi is set to geno, the above Circuits become the sam@ & Shown in Ravre below, To obtain Wan impot Resistance Ri must be Kept | lange with Rt lorge , the feedback mesiston Re most also be hugh So ag +0 Obtain neasomable gue the T- feedback netwonk i$ @ good Solukon- this wit allow lage feedback Aesistance while Keepi lp Resistance to ground (Seen by the inventag ip) los as shown in the dotted Lines - | the T- neboonk puovides ao feedback Signa as if Hel Mebwonk were a Single feedback nesistor By T to TT Convennion Ro + 2ReRs -] Rs . Tv. AK To design a - Merwork | fins ie ~ Re Rec< FE them Calevlate = Re = + ze Taventing Amplifier with T- feedback Netwonr KeL at node ‘a’ gives ee ee a | | Vo = Re Fos . © (82 even with bias Coment Compensation and with | | te feedback Resistor of IMM, a TAI BIT op-Amp jhas ane ovtpot offset Voltage N IMs. ¥ WoHA TF FOOMV. WHR a eee! | Zero inpot Voitage | Crom St can be Seen fiom Epation © that the effect of offset Coment Con be minimiged by Keeping Rp Smal) Impot offset Comment ¢ Bias Current Compensotion will Worle yp both + bias coments Fey and Ie are eqpal Since the inpot transistens Cammot be Made identical, there will alooys 1 be Some Small differance between Igr ond TH. the diggenence is Catled the offset Cunnent Tos and Gan 1 be weitten aS | tes | = - £ the absolute vane sign indicates that these is no Way to predict which of the bias Cuments will be | largen- offset Coment pg for BIT OP-AMP 15° 2oonA FET op-amp is loPA Evem with bias coment compensation, ogpset Coment | with paedvce an ovtpot Vottege when the input Vovtoge vi 3S Reto Ker de toe For Compensation Vo ©, that 15 from & © WEM So hak keL ak node ‘a! Assuming . : * “(Rt 2 From éq 6 | ' ' vt } Nv —t > = ‘ [ = a Reomp = stat Reomp RE \ > Reomp = Rl] RE That is to Compansate for bias Consents , the | + = connespending hesistor Reemp should be eqpal to the ‘i yavenk porallel Combinatiom of pe totona ced te the inpok tenminal. the effect ef inpot bias Current Bre a nom- cinventing amplifier Can also be Compensated by Plating @ compensaking nesistonr , Reomp Re in Senior with te impor Signal Vi as Srowon tn Bguae For example , Fox © THI op-Amp | wile a@ Re =1Mr No ey er) - ccome ei Aco | with zeao inpat , because of bias Curnents, the outpot is dniven to soomv | his egfeck cam be compensated for os shown In £400) whene a Compensation hesistor Reomp has been added | he Ron-inventing terminal ond goon |. - ong 2 Steep Current Tet flowing through the Compensaring between Re esigton Reomp develops & _ Vv, acess it- then by KVL we get —- 0 | By Selecting proper Value of Reomp, Vi Com be fancettled with Vo and the ootpot Vo will be sero the valve of Reamp 16 denived as Even though beth the transistons ane identical, Ts land Ter one net eqpal dve +o mtennal imbalances bekween the two inputs: | Manufactorens Specify inpot bias Cuarent [gas the | evenage Value of the base Curents _— in to the | kenminals of an op-Amp- + so Te = 78 + Is ast | Fox 74\ x opAmp > TR = soons { ie’ = Tg : ssonn) For FET OP-Amp > TR =TOPQA. comsiden the basic inventing Amplifien Fig (eb) ¢ Zaventing Amplifier with bias Cuanents gf the input Vortoge Vi =O, Vo shovld also be gero | mstead the ovtpot vortege in offset by Fanm the CKE +t, = te Operational Amplifier chanactenistics P P De Chanactenistics | An ideal op-Amp draws no connent from the Sounce and its Response (s also independent of tempenatune: However oO Keal Op-Amp| doegwt wonk this Ways Cysrent is taken fiom the sconce. nto the ep-Amp inpots+ Also the tio Inpots hesprnd differentty to Connent and Voltage due te ts hifts mismatch in taonsistons. A eal op-Amp 16° shif -ideal de its operation with tempenatune. these nom -idea | +o th lchanactenistics that add ennon Compoments e de ovtpot Voltage ane ) rpet Bias Corrent 2) tpot offset Comment 3) Tpot offset Vortage | 4) thenmal Drift: ‘) Enpot Bias cuaaent ! | | necki i \ | Practicaily inpot tenminals conduct o smal [value of de cusrent +o bias the inpot taansistons.) jthe bose coments entening im to the inventing ond Mom Inventing tenminals ane shown as Ig and | Teh Aespectively . (Fig @) | S | ze ellen ceestn rebate thene ane Veny few cincuit techniques that con be vsed| to minimigeg the epgect of drift, Canefol printed Ciacuit beand layoot most be used te Keep OP-AMPS away fren Sounca of heat: Forced ain Cooling may be used to Be we ambient temperate problem | 0) Fon the non-inventing amplifier gf Ry =1kM and Re =lok. Calevlate the Maxtimum ouepot orgset Noitage dve to Viog and TS: Te op-Amp is LysoF with Nios = 1OMV and Tg = 300nA , Fos = 5onA b) calculate the Value OF Romp needed +o Reduce the egeect of IB d catevlate the MariMEM ovotpot offset Voitoge ip Reomp OS calculated in (b) is Commected in the Circuit} solvtim: RI 9 vor = [1 fl vies + Re TB R 1 Vor = (: + ox | (omy) + (okn)Goona) = EMV ik b) the value of Reomp “eeded is Reomp = rea ||t0 ee = 990.0. ec) with Reemp im the ciacvit Vor (: * Xe Mos + Rg Tos = fle my fosmv 1 Not = OS mv- problem: A nem inventing Amplifier with a gam of loo is notled at 25°C: what wil) happen to the ovtpot Nol tage ig the tempena tone mises *O 50°C fox an offset Voltoge dupe of onismy [te 1 Solutio (tage doe to kempenatore Hise X (sete - as°c) 2375 MV" + vortage will zapot offset Ve Vies = ose fie since Wis is an inpot change , te ootpe change bY Vo " « e a > pe e " Vo AC Chanactenistics | ' Enequency Response ? Tdeally en op-Amp shovld have an infimite bondwidth: the practical op-amp a”, however decrseaseS at higher. freqpencies , because of the capacitive compmment in the eysivalent circuit of the op-Aenp Two mojon Sousces cre espmmsible fon Capacitive eppects & sical isti Phy Chomactenistics of semi Cendocton devices ; OPAAPS ame Composed of Brt's and FETS which Contain Jenchom capacitors As frequency increases » the qheactante of these capacitons decacase 2 the Intennal Construction of the Op-Amp H a Second Sovace of capacitive effectS- In op-Amps a number of transistors as well.as nesiston$S and seme Limes oO Capaciten ane integrated m the Same matenial, called a Substsate+ Fnfact , the Substaate acts as ay insvlaten and hetps te Separate these Components . The Vanioss Components one Cmnected by conducting paths , and the paths ore separated by insolatens Howeven , whenever fwo Conducting paths one | separated by an insulaton , it ackS a5 & Capacitor means that becavse of IS Construction the | op-amp may Contain a number of Such staay capaci tons The cumulakive eggect of these capacitors due | to the Cchanactenistics of Semi Cmducton devices ond the intennal Construction of the oPp-Amp Causes the. an" to decrease os the frequency incacases Fox an op-Amp with my ome baeak frequenty, we wil Repnesent all the capacitive epfects by a Single capacitor as Shown in Figuse below. 1 BS Fig: High freqpency, model ef an ep-Amp with single vw break freqpency the. grin an 0 foncion of freqenty Com be obtained ae ANd Vo Ro + —— gomee Ava Ve = —— V+ g2TF Roo Hence the oben loop voltege gain is Me Aor (#) = a Ao(#) = —# 1+ j27£ Roe let $e fy= , then DIrRec Aor (#) = 5 a i+ () where Aa (4) = open loop Ne vtoge gam as a fonction of Sreqpency A = Gain of the op-Amp at 04g (dc) f = openaring frequency Jy = bneak freqenty of the op-Amp mow the break frequency f, depends om the Value of ¢ and om ovtpot Aesistance Ro- thenefore Fo is fined for ao gven op-Amp: In 1 = and “@y Phase Angle gf ($)= — tow? (Z) the epen loop Ae Aa (4) de is Opprorimately, Constant -faem “ons to the brear Frepenty fo: were we (®) -20 (4y) Oyen closed loop frequency Respmmse : Fox an open loop op-AmP the band width is _ Snail. Ty order to Meme the band width, a eae feedback must be Used A typical closed loop sastem (wom Wavernhing Amphifiea) Soma ing 4 -Rencen Ve Courpur | Cinpot) Pd Yo Aoi (+) pa CF) = t+ Balf) BR v Raf) =e ona B= TE a 0 Vo = Vin- Ye. D> Yas Verve | v p Vo { fal) = —S = | Vin Nat Vp | ve/y | date) = Sve > | Ma ME ae | vo Vp Po +) | Sytem skabitity may be detennined as follows meted 1 Determine the -phare tegle when the Mogntede °F RLEYB is ode on 1. 9¢ the | Phose angle is > 180" the system is Stable. Howeve i the. Magwitude May never be ods. | in that Case method 2 must be for some. Syste s | used to determine | the system stability. MeYaed 2: Determine the Magnitude af Aorlf) B wh the phase ongie iS -180% 3p the Megnitede is wegative decibos , then the. System is Stable Howevel Some times the -phose omgie of a ea May heve Deach -180°, onde such Conditions, meted | most he used to detesmine the System stability. r Slew Rote : Slew Rate is defined as the moximem nate of Change! oF ovtpek voltage with espect to time. a slew Rate is specified im units of v/PS the general pompose op-Amps Such aS 7%) have a maximum slew nate of oSvips, which means that the ovtpot voitage can chang & ak a Manimum of osv in I pss causes fon slew Rate the slew Rate is detenmined by a Kumben of factons Svth as the ampli fier an, Compensating capacitors and the change in Polarity of ovtpot Voltage TE ww also a fonction of temperature and the Slew Ratd fe meduces due +0 Kise in temperature. the capaciton within on ovtside the op-Amp is nequired to “prevent oscillatim ond thin Capacitor mestricts the Response of cp-Amp 46 a rapid changing input Signal: the wate at which the Voltage | ackoss the Capacitor Ve incseases 35 gives by dNe _ft dt . whene x & the coment funuished by the intemal ciacuit. Ths means that the op-Amp must have either a Wigner coment ox oO Small Compeusaten| eopacdton- For Crample xc TH can provide Isha of Manimuc | | coment to ibs internal BoPF Capacitor that is dv an SA dt ~ jc = o-5¥] as maw Be PE Slew Rate = | Slew Rate Equation! | since the slew Rate WW generally listed fora owiky gam lek 08 censiden the yertage follower | Shown ia figure below Vo + Ber Vo= Vin Vin tet 05 assume that the impot is a lage amplitude Waye + the Eqpation fon ond high freqrency Sine ahe sine wave 15 Vin = Vp Smit Vo = sinwe the hate of change of the ovtpot |s We Vp » Cost dt and the martimum Nate af Change of ovtput occurs when Coswt =) hat 18 dvo dt bmox 7 sles Rate = 2TF\p _ 2M Slew Rate = 5 pS 0 The manimum frequency Fmay at whith an undistorted ovtpet Vettoge with a peak Value Vp Can be obtained| is detenmined by | Slew Rate x 10° | Simon = 217 Vp the maxrmom peak Sinuseidal ovtpot Voltage (Vp) max that con be obtained at a frequency of Ff is gues 6 by Slew Rate x 16 c e moe = SEE Problem: the OP-AMP 741 Connected as a Onity gen inventing amplifier is applied with a input change of lov, Detenmine the time taken fon the ovtpot +o chonge by lov: solotim. For op-Amp Slew Rate = oS Py, ovtpek voltage change Slew Rate = OAPS™ _NO'rog! = Time tov Time = = 20ps - 0-5 v/s Preblem; the slewRate for THI is 0:5 V[us > What is the Mokimem undistorted Sine wave that Can be obtained for i2v peak $ _ Slew Rate xe 05 x 10® goake mo 2 = . 217 Ven 2 xin & Problem: the 7H1c is vsed as an inventing amplifier with a gain of 50° the Sinusoidal input Signal has a aplitede ef 20 myUpeat: asker 15 mak Variable frequency and monimumrfrequency af the inpot ot alich the ovtpot will be ondisterteds Assome that the amplifien 1s jnitially nolled Solodten ¢ n= No 2) He Vee Avid = Sox 20m Vid Vo = toooxte Sy =1V peek) = Vp & 6 SR x to’ at fran = Os SERCO = 776KHy oT Vp 217 xX} problem: An inventing amplifier using the THI most hove a flat nesponse upto 40KH3- the gon ¥ the amplifier 18 10+ What mMonimom peak to peak inpot | signal con be applied with out distorting the ovtpot? solotion : sles Rate af 741 op-Amp = o5¥]as arty, Gre Po. to& a & (ve) mae = SRK os xe = aay ue 27 XHOxlo Vp = aa = Vo = 3:48BV (Ve}pea = atv =D (Me) peak te pene 8 a - “e)peax to peau 398 2 A= = Go (Vin) pone to pene 348 = 0-348V © (We) peau te feat = op-Amp Internal ciacuit | op-Amp s asa Consists cf Fova Cascoded blocks» the bleck diagnos of Ic op-amp is | Shown un Figuae below « slew inverting impor alee Level shifting Inreamediate smart “9 “ee se POE scat input Doal-iMput such as complementoy balanced onbalanced emitter symmetyy | | oot pot ovtpet follower Pposh-psll | | Differen kal DIFFELENKAl — Using Conte —aaenplifa| Amplifier Amplifier coment Souace | Impot Stage } | The impot stoge equines high impot impedand te aveid leading om the Sources: Fr hequines t20) impot tenninals: gt also Neguises low ovtpot | impedance. AN such meqpisements ane achieved by posing the dval input , balanced satpot digg esenball jamplifien as the inpot stage: The funchow of a dipgerental amplifien is to amplify the difference between the tuo impot signals - the di ffecenka), amplifier hes igh impot impedance. this stoge provides most of the voitage gain of the amplify | an tenmediate stage | : | the ovtpot ef the inpot stage drives the Mext stage which is a intenmediate stage. this is another differential amplifier with dual impor | onbalanced outpot ie: single ended ovtpot: the | joverall goin mequiaement of the op-Amp is Veny | high: the input stage altme cannot provide such | « high aoe: the main fonction af the tnteamediatel Stage. is +o “paovide an addi tiona) Voltage. aan seppired practically fhe intenme diate stoge is Jnot a single amplifien bot the chain of cascaded jamplifiens called os multistage Amplifiens. Level shigting stage : | a the stages ome directly Coupled to fach othen- As the op-Amp amplifies de Signals jalso, the Coupling Capatitons one vot vsed to | Cascade the steges : Hence the de qiescent Vottoge level of pnreviovs stage gers applied as the input} +o the next stoge. Hence stage by stage de leve) | eg) e\2 bole © qeounds lewel pelon tol 220 a hgh ac tevel may danive the taransistons into) Satonakiom. This Forthen may cause distemim in [the _ovtpet due to ctipping: this may Umit He Mowimom ac ovtpot Voltage swing with oot any | distortion. Hence before the ovtpuot stage, hers necessary to bring Svth a high dc ede level to Zero VoItS with mespect to greuns: the level shigten skoge oie the de tevel down to gaoond potential when wo signal is applied at the inpot tenminals » they | . the signal is given to the lost stage which is the oot pot stoge: Ovtput stage ; | the basic Reqpiremanes of on ovtpot stage ane low ovtpet impedance , lange ac output Vertoge swing ond high connent source and Simking Capability > the posh poll Complementany amplifier meets arl these Hequtsements and hence used as [es ovrpot stage: this stage Incaeases the output} Vortoge eed and Keeps the Voltage i) Symmetrical with sespect to gasund. this Stage naises the Cvrsrcent Supplying Copability of the | Op Acnp - Differential Amplifien ! lek vs Considen the emitten biased Circuit Figone below Shows two emitter identical emitter - biased Cinevits iu that tromsiston @, has the Same Characters as tramsiston &+* Re, = Rey , Rey= Rez ond the \ Magnitude OF +Vec is egal to the magnitude of -Vee [Herne the supply Voltages Vee ond -Vee ane mea measvsed with tespect to grvond- +y, NY \ ee ee | Re, | 4 B | 8, a = Re Rep | “Vee Vee Fig): Two identical emitten - biased Circuits Figd®) t Dual inpot balanced ovtpok |aige omphfia ~ Vee the +wo cincvits of Figla) one Aeconnected to obtaiy a single Ciuevit as shown in fig (b) | the diffenential amplifien of Fig le) amplifies the | | difference between two inpot Signals Vin and Vino « the differential amplifier is also nefemred to os digference amplifier. Differential Amplifier Circuit Configuaations : the four differential amplifien contigurarons ase | b peal input, balanced ovtpot difgerential amplifier 2-Doal inpot , unbalanced ovtpot differential amplifier 3 Single impot, balanced ootpot diffecenhal amplifier A> Single. Inpot, onbalanced ovtpat differental amplifier, BF we ose tio inpot signals 1 the Comeigudation iS said to be dual inpot, othenwise it is a single inpor ae . ge the ovtpok is measured between two Colle c-toas| it is seferarced to as a balanced ovtput, because both cellectons are at the Same de potental with mespect to groond - Sf the oOvtpukt i Measured at ome oe the collectons with mespect to grovrd ; the Configuaation is called an unbalanced cotpot-

You might also like