You are on page 1of 4

The University of Chakwal

3rd Semester Final Examination 2K19 in Electronics Engineering

Paper: EE-212: Digital Logic Design (Theory)

Time: 120 Mins Max Marks: 60

NOTE: Read the instructions very carefully:

 Attempt all questions in a sequence.


 Each student is required to send the scanned form of hand written solution on email address
furqan.shoukat@uettaxila.edu.pk within due time after uploading of this document.
 10 Marks will be deducted after every 10 mins of the due time and no paper will be accepted
after 30 mins of due time. You are strongly advised to email the solution whatever you
have written within the said time instead of completing it and sending it later.
 Only one PDF file should be emailed only once and the name of file should be on the
student’s reg no. e.g. 19-ECT-01.

Q # 1. An ABCD-to-seven-segment decoder is a combinational circuit that converts a


decimal digit in BCD to an appropriate code for the selection of segments in an indicator
used to display the decimal digit in a familiar form. The seven outputs of the decoder
(a, b, c, d, e, f, g) select the corresponding segments in the display, as shown in Fig (a).
The numeric display chosen to represent the decimal digit is shown in Fig. (b). Using a
truth table and Karnaugh maps, design the BCD-to-seven-segment decoder using a
minimum number of gates. The six invalid combinations should result in a blank
display. (10)

Page 1 of 4
Q # 2. Design a 4-input priority encoder with four inputs and three outputs including
the valid bit but with the truth table representing the case in which input D0 has the
highest priority and input D3 has the lowest priority. (CLO-03, C5) (10)

Q # 3. Using D flip‐flops,
(a) Design a counter with the following repeated binary sequence: 0, 1, 2, 4, 6.

(b) Draw the logic diagram of the counter.


(c) Design a counter with the following repeated binary sequence: 0, 2, 4, 6, 8.
(d) Draw the logic diagram of the counter. (10)

Q # 4. Design the sequential circuit which performs the operations given in the table
below. (CLO-03, C5) (10)

Page 2 of 4
Q # 5. Analyze the following logic circuit. Write also the operation performed by the
circuit in your words. (CLO-02, C4) (10)

Page 3 of 4
Q # 6. Analyze the following clocked sequential circuit. (CLO-02, C4) (10)

Page 4 of 4

You might also like