Professional Documents
Culture Documents
MARCH 2000
Supersedes Revision B October 1996
Original Publication April 1992
JOINT
INDUSTRY
STANDARD
Requirements for
Soldered Electrical
and Electronic
Assemblies
The Principles of In May 1995 the IPC’s Technical Activities Executive Committee adopted Principles of
Standardization Standardization as a guiding principle of IPC’s standardization efforts.
Standards Should:
• Show relationship to Design for Manufacturability (DFM) and Design for the
Environment (DFE)
• Minimize time to market
• Contain simple (simplified) language
• Just include spec information
• Focus on end product performance
• Include a feedback system on use and problems for future improvement
Standards Should Not:
• Inhibit innovation
• Increase time-to-market
• Keep people out
• Increase cycle time
• Tell you how to make something
• Contain anything that cannot be defended with data
Notice IPC Standards and Publications are designed to serve the public interest through eliminating
misunderstandings between manufacturers and purchasers, facilitating interchangeability and
improvement of products, and assisting the purchaser in selecting and obtaining with minimum
delay the proper product for his particular need. Existence of such Standards and Publications
shall not in any respect preclude any member or nonmember of IPC from manufacturing or sell-
ing products not conforming to such Standards and Publication, nor shall the existence of such
Standards and Publications preclude their voluntary use by those other than IPC members,
whether the standard is to be used either domestically or internationally.
Recommended Standards and Publications are adopted by IPC without regard to whether their
adoption may involve patents on articles, materials, or processes. By such action, IPC does not
assume any liability to any patent owner, nor do they assume any obligation whatever to parties
adopting the Recommended Standard or Publication. Users are also wholly responsible
for protecting themselves against all claims of liabilities for patent infringement.
©Copyright 2000. IPC, Northbrook, Illinois. All rights reserved under both international and Pan-American copyright conventions. Any
copying, scanning or other reproduction of these materials without the prior written consent of the copyright holder is strictly prohibited and
constitutes infringement under the Copyright Law of the United States.
Contact:
EIA IPC
Engineering Department 2215 Sanders Road
2500 Wilson Boulevard Northbrook, IL 60062-6135
Arlington, VA 22201 Phone (847) 509-9700
Phone (703) 907-7500 Fax (847) 509-9798
Fax (703) 907-7501
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
Why is there Your purchase of this document contributes to the ongoing development of new and updated
a charge for industry standards. Standards allow manufacturers, customers, and suppliers to understand one
this standard? another better. Standards allow manufacturers greater efficiencies when they can set up their
processes to meet industry standards, allowing them to offer their customers lower costs.
IPC spends hundreds of thousands of dollars annually to support IPC’s volunteers in the
standards development process. There are many rounds of drafts sent out for review and the
committees spend hundreds of hours in review and development. IPC’s staff attends and
participates in committee activities, typesets and circulates document drafts, and follows all
necessary procedures to qualify for ANSI approval.
IPC’s membership dues have been kept low in order to allow as many companies as possible to
participate. Therefore, the standards revenue is necessary to complement dues revenue. The price
schedule offers a 50% discount to IPC members. If your company buys IPC standards, why not
take advantage of this and the many other benefits of IPC membership as well? For more infor-
mation on membership in IPC, please visit www.ipc.org or call 847/790-5372.
Acknowledgment
Members of the EIA Soldering Technology Committee (STC) and the Joint National Standard for Soldering Task Group have
worked together to develop this document. We would like to thank them for their dedication to this effort.
Any Standard involving a complex technology draws material from a vast number of sources. While the principal members
of the Joint National Standard for Soldering Task Group are shown below, it is not possible to include all of those who
assisted in the evolution of this Standard. To each of them, the members of the EIA and IPC extend their gratitude.
Stan Plzak
Pensar Corp.
Peter Bigelow
Beaver Brook Circuits Inc.
David C. Adams, Rockwell Collins Timothy A. Bowser, Orbital Sciences Gene Cushman, EPTAC Corporation
Michael Aldrich, Ametek Aerospace Corporation Donald H. Daebler, SCI Systems Inc.
Kari Anderson, Raytheon Company Diana Bradford, Soldering Derek D’Andrade, Surface Mount
Gad Arbel, IAI Technology International Technology Centre
Peter Ashaolu, Cisco Systems Inc. Jason Bragg, Celestica International J. Gordon Davy, Northrop Grumman
Inc. ES & SD
William J. Balon, Bayer Corporation
Dr. Peter Bratin, ECI Technology, Jennifer Day, Soldering Technology
Mark Barnett, Raytheon Company
Inc. International
Charles R. Barker, Input/Output Inc.
David Bruder, Harris Corporation Lyn Dayman, ATTEC Australia
Ann Bastin, Eldec Corporation
Carl Buchanan, U.S. Aviation & Rodney Dehne, OEM Worldwide
Timothy E. Bates, Alcatel USA Missile Command Stacey DeLorenzo, Northrop
Jim Beal, ITT Aerospace Terry Burnette, Motorola Inc. Grumman Corporation
Communications
Jeff Cannis, Amkor Technology Inc. Ramon Diaz, Solectron Technology
Chris Beaufait, General Electric Co.
Ken H. Carlson, Harris Corporation Inc.
Amir Bega, AlliedSignal Aerospace
Thomas A. Carroll, Hughes Space & William C. Dieffenbacher, Lockheed
Canada
Communications Co. Martin Corporation
Grace L. Ben, Ambitech Inc.
Robert V. Carter, TRW Michele J. DiFranza, The Mitre Corp.
Dennis F. Bernier, Kester Solder
Alan S. Cash, Northrop Grumman Darrin Dodson, Alcatel USA
Division
Corporation Nick D’Onofrio, CAE Electronics
Michael A. Beverly, TRW
D. Phillip Chen, AlliedSignal Ltd.
Ken Bloomquist, Primex Aerospace Aerospace Canada Karen Downey, Lockheed Martin
Company
Ray Cirimele, Diversified Systems Corporation
Richard W. Boerdner, EJE Research Inc. Kathie M. Drake-Willcox, Jet
G. Les Bogert, Bechtel Plant Dr. Hugh Cole, Cobar Americas Inc. Propulsion Laboratory
Machinery, Inc.
Jeffrey C. Colish, Northrop Grumman Dr. Barrie D. Dunn, European Space
Sudhir T. Bora, Automotive Systems Corporation Agency
Laboratory
Charles Dal Currier, Ambitech Inc. Frank Durso, MacDermid, Inc.
iii
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
Manon Dutil, C-MAC Electronic Constantin Hudon, Varitron Brian Maas, Pensar Corporation
Systems Inc. Technologies, Inc. Kim MacDougall, Sanmina
Kathy Edsinger, MCMS Dr. Chris Hunt, National Physical Corporation
Werner Engelmaier, Engelmaier Laboratory James F. Maguire, Boeing Phantom
Associates, L.C. Greg Hurst, Marconi Aerospace Works
Tommy R. Etheridge, Boeing Aircraft Defense Systems Peter E. Maher, PEM Consulting
& Missiles Dr. Jennie S. Hwang, H-Technologies Alan Mahoney, CAE Electronics Ltd.
Joe R. Felty, Raytheon Company Group Inc. Susan S. Mansilla, Robisan
Jeff Ferry, Circuit Technology Center, Les Hymes, The Complete Laboratory Inc.
Inc. Connection James Marsico, AIL Systems Inc.
Daryl Feryance, Eaton/ Martin W. Jawitz, Eimer Company John Mastorides, Group Technologies
Cutler-Hammer James Jenkins, Harris Corporation Corp.
Charles D. Fieselman, Solectron Martin E. Johns, Polaris Contract William Dean May, NSWC - Crane
Technology Inc. Services William E. McManes, PEI
Bruce D. Fischer, Logitech Inc. Kathryn L. Johnson, Hexacon Electronics, Inc.
Daniel L. Foster, Electronics Training Electric Company Mark McDonough, Chandler Evans
Advantage (ETA) Chris A. Johnson, Lucent Control Systems
James E. Fowler, Raytheon Company Technologies Inc. Garry D. McGuire, Hernandez
Kevin J. Frasier, Scientific-Atlanta Joseph E. Kane, Lockheed Martin Engineering Inc.
Inc. Corporation Ronald McIlnay, Medtronic
Mike Freed, Rockwell Automation/ Cindy A. Kemp, Evenflo Company Physio-Control
Allen Bradley Inc. William E. McManes, PEI
Juan Gamboa, Cisco Systems Inc. Richard Kennady, Bahiatech Bahia Electronics, Inc.
Mahendra S. Gandhi, Raytheon Technologia Ltda Randy McNutt, Northrop Grumman
Company Terence Kern, Axiom Electronics, Renee Michalkeiwicz, Trace Labs
Floyd Gentry, Sandia National Labs Inc. East
John J. German, Orbital Sciences William Killion, Kimball Electronics Kelly J. Miller, CAE Electronics Ltd.
Corporation Group
James Misiak, II Stanley Co. Inc.
Constantino J. Gonzalez, ACME, Inc. Clarence W. Knapp, Litton Guidance
James H. Moffitt, Moffitt Consulting
& Control Systems
Randall Goodnight, Solectron Services
Technology Inc. Jeffry F. Koon, Raytheon Company
Philip L. Montague, Raytheon
Gary A. Gorsche, Litton Amecom Connie M. Korth, K-Byte/Hibbing Company
Manufacturing
Robert Gregory, CAE Electronics Marsha Moore, Techdyne, Lytton Inc.
Ltd. Richard Kraszewski, Kester Solder
Christian Morin, Varitron
Division
Russell S. Griffith, Tyco PCG/ Technologies, Inc.
Engineered Systems Vijay Kumar, Lockheed Martin
Barry Morris, Advanced Rework
Electronics & Missiles
William F. Griffiths, Tellumat Pty. Technology-A.R.T
Ltd. Mark A. Kwoka, Intersil Corporation
Gordon Morris, Raytheon Company
C. Dudley Hamilton, Lockheed Patrick Kyne, Defense Supply Center
Eugene R. Moyer, Marconi
Martin Corporation Columbus
Aerospace Electronics Systems
Dr. Carol Handwerker, NIST Leo P. Lambert, EPTAC Corporation
Mary Muller, Eldec Corporation
Dr. Michael E. Hayes, Petroferm Inc. Charles A. Lawson, General
Terry L. Munson, CSL Inc.
Dynamics Advanced Technology
Steven A. Herrberg, Raytheon Steven W. Myers, Boeing Defense &
Company Frederic W. Lee, Northrop Grumman
Space-Irving
Norden Systems
David D. Hillman, Rockwell Collins Richard Nasielski, NVF Company
Chou H. Li, LMI Technologies
Phil Hinton, Hinton ‘‘PWB’’ James Nebergall, Lockheed Martin
Engineering Larry Lichtenberg, Process
Corporation
Optimization Specialists
F. D. Bruce Houghton, Celestica David Nicol, Lucent Technologies
International Inc. Alvin R. Luther, Litton Laser
Inc.
Systems
Trevor Hughes, Fisher-Rosemont Benny Nilsson, Ericsson Radio
Limited David H. Ma, Lockheed Martin
Systems AB
Missiles & Space
Thomas L. Humpal, OEM Worldwide
iv
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
Kim Norris, Lockheed Martin Jose A. Romo, Thomson Televisiones Rick B. Smith, Motorola Inc.
Missles and Fire Control de Mexico Dr. John E. Sohn, Lucent
Riley L. Northam, EMPF/ACI Jerald G. Rosser, Rosser Consulting Technologies Inc.
John S. Norton, Xerox Corporation Teresa M. Rowe, AAI Corporation Wayne A. Steen, Rockwell Collins
William A. Novak, Honeywell Michael M. Rubin, Vishay Sprague Jorgen Svensson, Ericsson Radio
International, Inc. William R. Russell, Raytheon Systems AB
David T. Novick, The Boeing Company Alan W. Swanson, Sanders, A
Company Joseph P. Salvin, Smiths Industries Lockheed Martin Company
Seppo Nuppola, Nokia Networks Steven T. Sauer, Xetron Corp. Blen F. Talbot, L-3 Communications
Robin L. O’Connor, Delphi Delco Alvin F. Schneider, Alpha Metals Inc. John E. Taylor, Delphax Systems
Electronics Systems Kelly M. Schriver, Schriver James Terveen, L-3 Communications
Gregg Owens, Omni Training Corp. Consultants Ed R. Tidwell, Alcatel USA
Deepak Pai, General Dynamics Peggy Schuck, Hi-Tech Stephen Todd, FCI Berg Electronics
Information Sys. Inc. Manufacturing Steven Torres, Corlund Electronics
Mel Parrish, EMPF/ACI Joyce Schutt, SCI Systems, Inc. Corp.
Douglas O. Pauls, CSL Inc. Frank S. Segura, Lockheed Martin Dr. Laura J. Turbini, Atlanta, GA
Ryan Petersen, Celestica International Astronautics Victor A. Twaddell, Sanders, A
Inc. Merlyn L. Seltzer, Delco Defense Lockheed Martin Co.
Peter A. Phillips, Honeywell Inc. Systems Operations Paul L. Urban, Cooper Industries Inc.
Timothy M. Pitsch, Plexus Corp. Barry W. Shapiro, Data General Sharon T. Ventress, U.S. Aviation &
Christine Pollock, Presidio Corporation Missile Command
Components Inc. Xianyu Shea, Stryker Instruments Nick Virmani, Naval Research Lab
Scott Poole, MCMS Dr. Akikazu Shibata, Sony L. Samantha Walley, Raytheon
Robert W. Quinn, Copal Electronics Corporation Company
Co., Ltd. Mark Shireman, Alliant Techsystems Karen Walters, BTU International
David Posner, Gamma-Metrics Inc. Vern T. Weik, C.I.D., Century
Jim D. Raby, Soldering Technology Eric S. Siegel, Pace Inc. Circuits & Electronics
International Vernon P. Singleton, Lockheed Bob Willis, Lockheed Martin
James E. Rausch, Delphi Delco Martin Corporation Corporation
Electronics Systems Finn Skaanning, DELTA Quality & James Walter Woodford, Department
Jim R. Reed, Raytheon Company Certification of Defense
Tony Reyes, Advanced Micro Tim Skidmore, Multicore Solders, Gerald Wooten, Lockheed Martin
Devices Inc. Inc. Skunk Works
Nancy W. Reynolds, Kemet Joseph T. Slanina, AlliedSignal Don Youngblood, Honeywell Inc.
Electronics Corp. Aerospace Adam Zbrzezny, Celestica
Don Ripplinger, ITT Aerospace/ Edward Small, Ed Small Consulting International Inc.
Communications S. Alan Smith, MTTC (Mfg Technlgy Dr. Yun Zhang, Lucent Technologies
David E. Robertson, Hexacon Training Ctr) Inc.
Electric Company
v
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
Table of Contents
1 SCOPE ....................................................................... 1 4.2 Flux ................................................................... 5
1.1 Purpose ............................................................. 1 4.3 Solder Paste ...................................................... 5
1.2 Classification .................................................... 1 4.4 Solder Preforms ................................................ 5
1.3 Measurement Units and Applications .............. 1 4.5 Adhesives ......................................................... 5
1.3.1 Verification of Dimensions .............................. 1 4.6 Chemical Strippers ........................................... 5
1.4 Definition of Requirements .............................. 1 4.7 Heat Shrinkable Soldering Devices ................. 5
1.4.1 Hardware Defects and Process Indicators ....... 2
5 COMPONENTS .......................................................... 5
1.4.2 Material and Process Nonconformances ......... 2
5.1 Solder Terminals .............................................. 6
1.5 Process Control Requirements ......................... 2
5.2 Solderability ..................................................... 6
2 APPLICABLE DOCUMENTS ..................................... 2 5.2.1 Solderability Testing of Ceramic Boards ........ 6
2.1 Electronic Industries Alliance (EIA) ............... 2 5.3 Solder Purity Maintenance .............................. 6
2.2 IPC .................................................................... 2 5.4 Solderability Maintenance ............................... 6
2.3 Joint Industry Standards .................................. 3 5.4.1 Gold Removal .................................................. 6
2.4 ASTM ............................................................... 3 5.4.2 Rework of Nonsolderable Parts ....................... 6
2.5 Electrostatic Discharge Association ................. 3
6 ASSEMBLY PROCESSES ......................................... 7
3 GENERAL REQUIREMENTS .................................... 3 6.1 General Part Mounting Requirements ............. 7
3.1 Order of Precedence ......................................... 3 6.1.1 Component and Seal Damage ......................... 7
3.1.1 Conflict ............................................................. 3 6.1.2 Lead Forming ................................................... 7
3.1.2 Specialized Processes and Technologies ......... 3 6.1.2.1 Lead Deformation Limits ................................ 7
3.2 Terms and Definitions ...................................... 3 6.1.2.2 Surface Mount Device Lead Forming ............. 7
3.2.1 Defect ............................................................... 3 6.1.2.3 Flat Pack Parallelism ....................................... 7
3.2.2 Disposition ........................................................ 4 6.1.2.4 Surface Mount Device Lead Bends ................. 8
3.2.3 Manufacturer (Assembler) ............................... 4 6.1.2.5 Surface Mount Device Lead Deformation ...... 8
3.2.4 Objective Evidence .......................................... 4 6.1.2.6 Flattened Leads ................................................ 8
3.2.5 Process Indicator .............................................. 4 6.1.2.7 Dual-in-line Packages (DIPs) .......................... 8
3.2.6 Proficiency ........................................................ 4 6.1.3 Wire and Cable Preparation ............................. 8
3.2.7 Solder Destination Side ................................... 4 6.1.3.1 Tinning of Stranded Wire ................................ 8
3.2.8 Solder Source Side ........................................... 4 6.1.4 Hole Obstruction .............................................. 8
3.2.9 Supplier ............................................................ 4 6.1.5 Metal-Cased Component Isolation .................. 8
3.2.10 User .................................................................. 4 6.1.6 Adhesive Coverage Limits .............................. 8
3.3 Requirements Flowdown ................................. 4 6.2 Bifurcated and Turret Terminal Installation .... 9
3.4 Personnel Proficiency ....................................... 4 6.2.1 Shank Discontinuities ...................................... 9
3.5 Electrostatic Discharge (ESD) ......................... 4 6.2.2 Flange Discontinuities ..................................... 9
3.6 Facilities ........................................................... 4 6.2.3 Flared Flange Angles ....................................... 9
3.6.1 Environmental Controls ................................... 4 6.2.4 Terminal Mounting - Mechanical .................... 9
3.6.2 Temperature and Humidity .............................. 4 6.2.5 Terminal Mounting - Electrical ....................... 9
3.6.3 Lighting ............................................................ 4 6.3 Mounting to Terminals ................................... 10
3.6.4 Field Assembly Operations .............................. 4 6.3.1 General Requirements .................................... 10
3.6.5 Moisture Sensitive Components ...................... 5 6.3.1.1 Insulation Clearance (C) ................................ 10
3.7 Soldering Tools and Equipment ...................... 5 6.3.1.2 Service Loops ................................................. 10
4 MATERIALS ............................................................... 5 6.3.1.3 Stress Relief ................................................... 10
4.1 Solder ................................................................ 5 6.3.1.4 Orientation of Lead or Wire Wrap ................ 11
vi
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
vii
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
10 COATING AND ENCAPSULATION ....................... 34 Figure 6-1 Surface Mount Device Lead Forming .............. 7
Figure 6-2 Hole Obstruction ............................................... 9
10.1 Conformal Coating ......................................... 34
Figure 6-3 Flange Discontinuities ...................................... 9
10.1.1 Application ..................................................... 34
Figure 6-4 Flare Angles ...................................................... 9
10.1.1.1 Adjustable Components ................................. 34
Figure 6-5 Terminal Mounting - Mechanical .................... 10
10.1.1.2 Conformal Coating on Connectors ................ 34
Figure 6-6 Terminal Mounting - Electrical ........................ 10
10.1.1.3 Conformal Coating on Brackets .................... 34
Figure 6-7 Insulation Clearance (C) Measurement .......... 11
10.1.2 Performance Requirements ............................ 34
Figure 6-8 Service Loop for Lead Wiring ......................... 11
10.1.2.1 Thickness ........................................................ 34
Figure 6-9 Stress Relief Examples ................................... 11
10.1.2.2 Coating Coverage ........................................... 35
Figure 6-10 Continuous Runs ............................................ 11
10.1.3 Rework of Conformal Coating ...................... 35 Figure 6-11 Wire and Lead Wrap Around .......................... 12
10.1.4 Conformal Coating Inspection ....................... 35 Figure 6-12 Side Route Connections and Wrap
10.2 Encapsulation ................................................. 35 on Bifurcated Terminal .................................... 13
10.2.1 Application ..................................................... 35 Figure 6-13 Top and Bottom Route Terminal
Connection ...................................................... 13
10.2.1.1 Encapsulant Free Surfaces ............................. 35
Figure 6-14 Hook Terminal Connections ............................ 13
10.2.2 Performance Requirements ............................ 35
Figure 6-15 Pierced or Perforated Terminal Wire Wrap .... 13
10.2.3 Rework of Encapsulant Material ................... 35
Figure 6-16 Lead Bends .................................................... 14
10.2.4 Encapsulant Inspection .................................. 35
Figure 9-1 Solder Contact Angle (θ) ................................ 20
11 PRODUCT ASSURANCE ...................................... 35 Figure 9-2 Acceptable Wetting of Plated-Through
11.1 Hardware Defects Requiring Disposition ...... 35 Holes without Leads ....................................... 21
11.2 Inspection Methodology ................................ 39 Figure 9-3 Through-Hole Component Lead Soldering -
Minimum Acceptability for Classes 2
11.2.1 Process Verification Inspection ...................... 39 and 3 Per Table 9-1 ........................................ 21
11.2.2 Visual Inspection ............................................ 39 Figure 9-4 Bottom Only Terminations .............................. 23
11.2.2.1 Magnification Aids and Lighting ................... 39 Figure 9-5 Rectangular or Square End Components ...... 24
viii
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
Figure 9-6 MELF Terminations ......................................... 25 Table 9-4 Dimensional Criteria - Bottom Only
Figure 9-7 Castellated Terminations ................................ 26 Terminations ...................................................... 23
Figure 9-8 Flat, Ribbon, ‘‘L,’’ and Gull Wing Leads ......... 27 Table 9-5 Dimensional Criteria - Rectangular or
Square End Components .................................. 24
Figure 9-9 Round or Flattened (Coined) Leads ............... 28
Table 9-6 Dimensional Criteria - MELF Terminations ....... 25
Figure 9-10 ‘‘J’’ Leads ........................................................ 29
Table 9-7 Dimensional Criteria - Castellated
Figure 9-11 Butt Joint ......................................................... 30 Terminations ...................................................... 26
Figure 9-12 Flat Lug Leads ................................................ 31 Table 9-8 Dimensional Criteria - Flat, Ribbon, ‘‘L,’’
Figure 9-13 Tall Profile Components Having Bottom and Gull Wing Leads ........................................ 27
Only Terminations ........................................... 32 Table 9-9 Dimensional Criteria - Round or Flattened
Figure 9-14 Inward Formed L-Shaped Ribbon Leads ....... 33 (Coined) Leads .................................................. 28
Table 9-10 Dimensional Criteria - ‘‘J’’ Leads ...................... 29
Table 9-11 Dimensional Criteria - Butt Joints ..................... 30
Tables Table 9-12 Dimensional Criteria - Flat Lug Leads .............. 31
Table 3-1 Design and Fabrication Specification ................. 3 Table 9-13 Dimensional Criteria - Tall Profile
Components Having Bottom Only
Table 5-1 Solder Limits for Tin/Lead Alloys ........................ 6 Terminations ...................................................... 32
Table 6-1 Damaged Strand Limits ...................................... 8 Table 9-14 Dimensional Criteria - Inward Formed
Table 6-2 Lead Bend Radius ............................................ 14 L-Shaped Ribbon Leads ................................... 33
Table 6-3 Lead Protrusion ................................................. 15 Table 9-15 Terminal Soldering Requirements ..................... 34
Table 9-1 Plated-Through Holes with Component Table 10-1 Coating Thickness ............................................. 34
Leads, Minimum Acceptable Conditions ........... 21 Table 11-1 Summary of Hardware Defects and Process
Table 9-2 Lead Protrusion ................................................. 22 Indicators ........................................................... 36
Table 9-3 Surface Mount Components ............................. 22 Table 11-2 Magnification Aid Applications ........................... 39
ix
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
x
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
1 SCOPE vice is desired but not critical. Typically the end-use envi-
This standard prescribes practices and requirements for the ronment would not cause failures.
manufacture of soldered electrical and electronic assem-
CLASS 3 High Performance Electronic Products
blies. Historically, electronic assembly (soldering) stan-
dards contained a more comprehensive tutorial addressing Includes products where continued high performance or
principles and techniques. For a more complete under- performance-on-demand is critical, equipment downtime
standing of this document’s recommendations and require- cannot be tolerated, end-use environment may be uncom-
ments, one may use this document in conjunction with monly harsh, and the equipment must function when
IPC-HDBK-001 and IPC-A-610. required, such as life support or other critical systems.
When IPC/EIA J-STD-001 is cited or required by contract, 1.3 Measurement Units and Applications All dimen-
the requirements of IPC-A-610 do not apply unless sepa- sions and tolerances, as well as other forms of measure-
rately or specifically required. When IPC-A-610 is cited ment (temperature, weight, etc.) in this standard are
along with IPC/EIA J-STD-001, the order of precedence is expressed in SI (System International) units (with Imperial
to be defined in the procurement documents. English equivalent dimensions provided in brackets).
Dimensions and tolerances use millimeters as the main
1.1 Purpose This standard describes materials, methods
form of dimensional expression; micrometers are used
and acceptance criteria for producing soldered electrical
when the precision required makes millimeters too cumber-
and electronic assemblies. The intent of this document is to
some. Celsius is used to express temperature. Weight is
rely on process control methodology to ensure consistent
expressed in grams.
quality levels during the manufacture of products. It is not
the intent of this standard to exclude any procedure for 1.3.1 Verification of Dimensions Actual measurement
component placement or for applying flux and solder used of specific part mounting and solder fillet dimensions and
to make the electrical connection; however, the methods determination of percentages are not required except for
used shall1 produce completed solder joints conforming to referee purposes. For the purposes of determining conform-
the acceptability requirements described in this standard. ance to this specification, all specified limits in this stan-
The requirements for assembly, sol- dard are absolute limits as defined in ASTM E29.
(1) Requirement
dering, soldered connections, clean- See 1.4 1.4 Definition of Requirements The word shall is used
ing, coating/encapsulation, rework, throughout this document whenever a requirement is
and verification are defined in general terms. intended to express a provision that is binding.
1.2 Classification This standard recognizes that electri-
Where the word shall leads to a hardware defect for at least
cal and electronic assemblies are subject to classifications
one class, the requirements for each class are annotated in
by intended end-item use. Three general end-product
text boxes located adjacent to that occurrence in the text.
classes have been established to reflect differences in pro-
These boxes are summarized in Table 11-1. Table 11-1
ducibility, complexity, functional performance require-
identifies each listed condition for each class as either
ments, and verification (inspection/test) frequency. It
‘‘Defect,’’ ‘‘Process Indicator,’’ ‘‘Acceptable,’’ or ‘‘No
should be recognized that there may be overlaps of equip-
Requirement Specified.’’ In case of a discrepancy between
ment between classes.
requirements in the text boxes and Table 11-1, require-
The user (see 3.2.10) and manufacturer (see 3.2.3) shall ments listed in the text boxes take precedence.
agree on the class to which the product belongs. The prod-
Line drawings and illustrations are depicted herein to assist
uct class should be stated in the procurement documenta-
in the interpretation of the written requirements of this
tion package.
standard. When tables or figures provide details of the
CLASS 1 General Electronic Products requirements, the tables or figures take precedence over the
Includes products suitable for applications where the major text of this standard.
requirement is function of the completed assembly.
IPC-HDBK-001, a companion document to this specifica-
CLASS 2 Dedicated Service Electronic Products tion, contains valuable explanatory and tutorial information
Includes products where continued performance and compiled by IPC Technical Committees that is relative to
extended life is required, and for which uninterrupted ser- this specification. Although the Handbook is not a part of
1
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
this specification, when there is confusion over the specifi- sequences depending on the specific company, operation,
cation verbiage, the reader is referred to the Handbook for or variable under consideration to relate process control
assistance. and capability to end product requirements.
Note: In previous revisions of this standard, the words Class 3 shall4 develop and implement a documented pro-
‘‘must’’ and ‘‘shall’’ had special meanings. In this revision cess control system. This may or may not be a ‘‘statistical
(IPC/EIA J-STD-001C), the word ‘‘shall’’ has no special process control’’ system. The use of ‘‘statistical process
meaning beyond that commonly used in other IPC stan- control’’ (SPC) is optional and should
(4) Table 11-1 #1c
dards as stated above. be based on factors such as design sta- Class 1-No Reqt
bility, lot size, production quantities, Class 2-No Reqt
1.4.1 Hardware Defects and Process Indicators Hard- and the needs of the company. Class 3-Defect
ware characteristics or conditions that do not conform to
the requirements of this specification that are detectable by 2 APPLICABLE DOCUMENTS
inspection or analysis are classified as either hardware The following documents, of the issue in effect on the date
defects or hardware process indicators. Hardware defects of invitation for bid, form a part of this specification to the
listed in the applicable text boxes shall1 be identified and extent specified herein.
shall1 be dispositioned, e.g., rework, scrap, use as is,
repair. Not all process indicators specified by this standard 2.1 Electronic Industries Alliance (EIA)1
are listed in the text boxes. Hardware process indicators
should be monitored (see 11.3) but the hardware need not EIA-557-1 Statistical Process Control Guidance for the
be dispositioned. Selection of Critical Manufacturing Operations for Use in
It is the responsibility of the user (see 3.2.10) to define Implementing an SPC System for Passive Components
unique defect categories applicable to the product. It is the
responsibility of the manufacturer (see 2.2 IPC2
(1) Requirement
3.2.3) to identify defects and process See 1.4 IPC-HDBK-001 Requirements for Soldered Electrical and
indicators that are unique to the
Electronic Assemblies Handbook
assembly.
IPC-A-36 Cleaning Alternatives Board
1.4.2 Material and Process Nonconformances Hard-
ware found to be produced using either materials or pro- IPC-T-50 Terms and Definitions for Interconnecting and
cesses that do not conform to the requirements of this stan- Packaging Electronic Circuits
dard shall2 be dispositioned when the condition is a defect
listed in the applicable text box. This disposition shall2 IPC-TR-467 Supporting Data and Numerical Examples for
address the potential effect of the nonconformance on func- ANSI/J-STD-001B (Control of Fluxes)
tional capability of the hardware such as reliability and
design life (longevity). IPC-A-610 Acceptability of Electronic Assemblies
Note: Material and process nonconformances differ from IPC-OI-645 Standard for Visual Optical Inspection Aids
hardware defects or hardware process indicators in that the
material/process nonconformances often do not result in an IPC-TM-650 Test Methods Manual
obvious change in the hardware’s 2.3.25 Detection and Measurement of Ionizable Surface
appearance but can impact the hard- (2) Table 11-1 #1a Contaminants
Class 1-Defect
ware’s performance; e.g., contami- Class 2-Defect
nated solder, incorrect solder alloy 2.3.27 Cleanliness Test Residual Rosin
Class 3-Defect
(per drawing/procedure). 2.3.28 Ionic Analysis of Circuit Boards Ion Chromatog-
raphy Method
1.5 Process Control Require- 2.3.38 Surface Organic Contamination Detection Test
ments Process control methodolo- (3) Requirement
See 1.4 2.3.39 Surface Organic Contamination Identification
gies shall3 be used (see 11.3) in the
Test (Infrared Analytical Method)
planning, implementation and evaluation of the manufac-
turing processes used to produce soldered electrical and 2.4.22 Bow and Twist
electronic assemblies. The philosophy, implementation 2.6.3 Moisture and Insulation Resistance, Rigid,
strategies, tools and techniques may be applied in different Rigid/Flex and Flex Printed Wiring Boards
2
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
2.6.3.3 Moisture and Surface Insulation Resistance, ANSI/ESD-S-20.20 Protection of Electrical and Electronic
Fluxes Parts, Assemblies and Equipment
IPC-9191 General Guidelines for Implementation of Sta- 3.1.1 Conflict In the event of conflict between the
tistical Process Control (SPC) requirements of this standard and the applicable assembly
drawing(s)/documentation, the applicable user approved
IPC-9201 Surface Insulation Resistance Handbook
assembly drawing(s)/documentation shall1 govern. In the
2.3 Joint Industry Standards2 event of conflict between the requirements of this standard
and an assembly drawing(s)/docu-
(1) Requirement
IPC/EIA J-STD-002 Solderability Tests for Component mentation that has not been approved, See 1.4
Leads, Terminations, Lugs, Terminals and Wires this standard shall1 govern.
J-STD-003 Solderability Tests for Printed Boards When IPC/EIA J-STD-001 is cited or required by contract,
the requirements of IPC-A-610 do not apply unless sepa-
J-STD-004 Requirements for Soldering Fluxes rately or specifically required. When IPC-A-610 or other
related documents are cited along with IPC/EIA J-STD-
J-STD-005 Requirements for Soldering Paste
001, the order of precedence is to be defined in the pro-
J-STD-006 Requirements for Electronic Grade Solder curement documents.
Alloys and Fluxed and Non-Fluxed Solid Solders for Elec-
3.1.2 Specialized Processes and Technologies Mount-
tronic Soldering Applications
ing and soldering requirements for specialized processes
IPC/JEDEC J-STD-020 Moisture/Reflow Sensitivity Clas- and/or technologies not specified
(2) Requirement
sification for Plastic Integrated Circuit Surface Mount herein shall2 be performed in accor- See 1.4
Devices dance with documented procedures
which are available for review.
IPC/JEDEC J-STD-033 Standard for Handling, Packing,
Shipping and Use of Moisture/Reflow Sensitive Surface 3.2 Terms and Definitions Other than those terms listed
Mount Devices below, the definitions of terms used in this standard are in
accordance with IPC-T-50.
2.4 ASTM3
3.2.1 Defect A nonconformance to the requirements of
ASTM E29 Standard Practice for Using Significant Digits this standard (listed in or referenced by Table 11-1) or other
in Test Data to Determine Conformance with Specifications risk factors as identified by the manufacturer. A process
and/or material nonconformance that could result in a
2.5 Electrostatic Discharge Association4 reduction of functional capability, design life or reliability.
3
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
3.2.2 Disposition The determination of how defects ing to the applicable job functions being performed, work
should be treated. Dispositions include, but are not limited experience, testing to the requirements of this standard,
to, rework, use as is, scrap or repair. and/or results of periodic reviews of proficiency. Super-
vised on-the-job training is acceptable until proficiency is
3.2.3 Manufacturer (Assembler) The individual, organi- demonstrated.
zation, or company responsible for the assembly process
and verification operations necessary to ensure full compli- 3.5 Electrostatic Discharge (ESD) If any ESD suscep-
ance of assemblies to this standard.
tible devices are employed, the manufacturer shall3 estab-
lish and implement an ESD control program in accordance
3.2.4 Objective Evidence Documentation in the form of with ANSI/ESD-20.20 or as otherwise
hard copy, computer data, video, or other media. (3) Table 11-1 #1a
specified. Analysis and documentation Class 1-Defect
necessary for an effective program Class 2-Defect
3.2.5 Process Indicator A detectable anomaly, other shall3 be available for review. Class 3-Defect
than a defect, that is reflective of material, equipment, per-
sonnel, process and/or workmanship variations.
3.6 Facilities Cleanliness and ambient environments in
all work areas shall4 be maintained at levels that prevent
3.2.6 Proficiency The capability to perform tasks in
contamination or deterioration of sol-
accordance with the requirements and verification proce- (4) Table 11-1 #1a
dering tools, materials, and surfaces to Class 1-Defect
dures detailed in this standard.
be soldered. Eating, drinking, and/or Class 2-Defect
use of tobacco products shall4 be pro- Class 3-Defect
3.2.7 Solder Destination Side The solder destination
hibited in the work area.
side is that side of the printed wiring board (PWB) that the
solder flows toward.
3.6.1 Environmental Controls The soldering facility
3.2.8 Solder Source Side The solder source side is the should be enclosed, temperature and humidity controlled,
side of the PWB to which solder is applied. and maintained at a positive pressure.
3.2.9 Supplier The individual, organization or company 3.6.2 Temperature and Humidity When humidity
which provides the manufacturer (assembler) components decreases to a level of 30% or lower, the manufacturer
(electronic, electromechanical, mechanical, printed boards, shall 5 verify that electrostatic discharge control is
etc.) and/or materials (solder, flux, cleaning agents, etc.). adequate, and that the range of humidity in the assembly
area is sufficient to allow soldering and assembly materials
3.2.10 User The individual, organization, company or to function correctly in the process, based on vendor rec-
agency responsible for the procurement of electrical/ ommendations or documented evidence of process perfor-
electronic hardware, and having the authority to define the mance. For operator comfort and solderability mainte-
class of equipment and any variation or restrictions to the nance, the temperature should be maintained between 18°C
requirements of this standard (i.e., the originator/custodian [64.4°F] and 30°C [80°F] and the rela-
(5) Table 11-1 #1b
of the contract detailing these requirements). tive humidity should not exceed 70%. Class 1-No Reqt
For process control, more restrictive Class 2-Defect
3.3 Requirements Flowdown When this standard is con- temperature and humidity limits may Class 3-Defect
tractually required, the applicable requirements of this stan- be required.
dard shall1 be imposed on all applicable subcontracts and
purchase orders. Unless otherwise specified, the require-
3.6.3 Lighting Illumination at the surface of work sta-
ments of this standard are not imposed
(1) Requirement tions should be 1000 lm/m2 minimum.
on the procurement of off-the-shelf See 1.4
(catalog) assemblies or subassemblies
(see 13.3). 3.6.4 Field Assembly Operations In field assembly
operations on Class 3 products where the controlled envi-
3.4 Personnel Proficiency All instructors, operators, and ronmental conditions required by this standard cannot be
inspection personnel shall2 be proficient in the tasks to be effectively achieved, precautions shall6 be taken to maxi-
performed. Objective evidence of that mize the quality of solder connections
(2) Table 11-1 #1b (6) Table 11-1 #1c
proficiency shall2 be maintained and Class 1-No Reqt and minimize the effects of the uncon- Class 1-No Reqt
be available for review. Objective evi- Class 2-Defect trolled environment on the operation Class 2-No Reqt
dence should include records of train- Class 3-Defect being performed on the hardware. Class 3-Defect
4
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
3.6.5 Moisture Sensitive Components Moisture sensi- activity level L1 shall not7 be used for no-clean solder-
tive components (as classified by IPC/JEDEC J-STD-020 ing.
or other documented procedure) shall1 b. When other activity levels or flux materials are used,
(1) Table 11-1 #1a
be handled in a manner consistent Class 1-Defect data demonstrating compliance with testing of Appen-
with IPC/JEDEC J-STD-033 or other Class 2-Defect dix B shall7 be available for review.
documented procedure. Class 3-Defect
Note: Flux or solder paste soldering process combina-
3.7 Soldering Tools and Equipment Tools and equip-
tions previously tested or qualified in accordance with
ment used shall2 be selected and maintained such that no other specifications do not require additional testing.
damage or degradation that would be detrimental to the c. Type H or M fluxes may be used
(7) Table 11-1 #1c
designed function of parts or assemblies result from their only for tinning of terminals, solid Class 1-No Reqt
use. Soldering irons, equipment, and systems shall2 be cho- wire and sealed components when Class 2-No Reqt
sen and employed to provide temperature control and iso- performed as part of an integrated Class 3-Defect
lation from electrical overstress or ESD (see 3.5). A tool fluxing, soldering, cleaning, and
used to cut leads shall not2 impart cleanliness test system.
(2) Table 11-1 #1a
shock that damages a component lead Class 1-Defect
seal or internal connection. See Class 2-Defect 4.3 Solder Paste Solder paste shall
8
be in accordance
Appendix A for guidelines on tool Class 3-Defect
with J-STD-005 or equivalent. Solder
selection and maintenance. (8) Table 11-1 #1a
paste shall8 also meet the require- Class 1-Defect
ments of 4.1 and 4.2. Class 2-Defect
4 MATERIALS Class 3-Defect
The materials and processes used to assemble/manufacture
4.4 Solder Preforms Solder pre-
electronic assemblies shall3 be selected such that their (9) Table 11-1 #1a
forms shall9 meet the requirements of Class 1-Defect
combinations produce products acceptable to this standard.
4.1 and 4.2. Class 2-Defect
Objective evidence of this compatibility shall4 be main- Class 3-Defect
tained and available for review. When major elements of
the proven processes are changed, (e.g., flux, solder paste, 4.5 Adhesives Electrically nonconductive adhesive
cleaning media or system, solder alloy or soldering system) materials used for attachment of surface mounted compo-
validation of the acceptability of the change(s) may be per- nents should meet the requirements of IPC-SM-817 or as
formed and documented in accordance otherwise specified.
(3) Table 11-1 #1a
with Appendix B. These process Class 1-Defect
changes can involve a change in one Class 2-Defect 4.6 Chemical Strippers Chemical
(10) Table 11-1 #1a
of the process steps. They can also Class 3-Defect solutions, pastes, and creams used to Class 1-Defect
pertain to a change in bare board sup- (4) Requirement strip solid wires shall not10 cause deg- Class 2-Defect
plier, solder resist or metallization. See 1.4 radation to the wire. Class 3-Defect
5
4.1 Solder Solder alloys shall be in accordance with 4.7 Heat Shrinkable Soldering Devices
J-STD-006 or equivalent. Solder alloys other than Sn60A,
For Class 3:
Pb36B, and Sn63A which provide the service life, perfor-
mance and reliability required of the product may be used a. Heat shrinkable soldering devices shall11 be self-
if all other conditions of this standard are met and objec- sealing and encapsulate the solder connection. These
tive evidence of such is available for self-sealing devices are exempt from the cleaning
(5) Table 11-1 #1a
review. Flux that is part of flux-cored requirements of 8.1.2.
Class 1-Defect
solder wire shall5 meet the require- Class 2-Defect b. Heat shrinkable soldering devices
(11) Table 11-1 #1c
ments of 4.2. Flux percentage is Class 3-Defect shall11 be installed in accordance Class 1-No Reqt
optional. with the requirements of the Class 2-No Reqt
device manufacturer. Class 3-Defect
4.2 Flux Flux shall6 be in accor-
(6) Table 11-1 #1a
dance with J-STD-004. Class 1-Defect 5 COMPONENTS
Class 2-Defect
For Class 3: Class 3-Defect Components (e.g., electronic devices, mechanical parts,
a. Flux shall7 conform to flux activ- (7) Table 11-1 #1c
printed boards) selected for assembly shall12 be compatible
ity levels L0 and L1 of flux mate- Class 1-No Reqt with all materials and processes used
(12) Requirement
rials rosin (RO), resin (RE), or Class 2-No Reqt to manufacture the assembly/product See 1.4
organic (OR), except organic flux Class 3-Defect (see 4 Materials).
5
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
5.1 Solder Terminals Terminals Table 5-1 Solder Limits1 for Tin/Lead Alloys
1 (1) Table 11-1 #2
and solder cups shall not be modified Class 1-No Reqt (Sn60A, Sn63A, or Pb36B)
to accept oversize conductors. Class 2-Defect Maximum Contaminant Limit (%)2
Class 3-Defect
Preconditioning Assembly
(Lead/Wire Soldering (Pot,
Contaminant Tinning) Wave, Etc.)
5.2 Solderability Electronic/mechanical components and
Copper 0.750 0.300
wires to be soldered shall2 meet the requirements of
Gold 0.500 0.200
J-STD-002 or equivalent, and printed boards shall2 meet
the requirements of J-STD-003 or equivalent. When a pre- Cadmium 0.010 0.005
tinning and inspection operation is Zinc 0.008 0.005
(2) Table 11-1 #1a
performed as part of the documented Class 1-Defect
Aluminum 0.008 0.006
assembly process, that operation may Class 2-Defect Antimony 0.500 0.500
be used in lieu of solderability testing Class 3-Defect Iron 0.020 0.020
(see 5.4). Arsenic 0.030 0.030
Bismuth 0.250 0.250
3
5.2.1 Solderability Testing of Ceramic Boards Prior to Silver 0.750 0.100
acceptance for storage or use, the manufacturer shall3 Nickel 0.025 0.010
ensure that the metallic elements of Notes:
(3) Table 11-1 #1a 1. The tin content of the solder bath shall be within ± 1.5% of nominal for the
ceramic printed boards meet the sol- Class 1-Defect solder specified and tested at the same frequency as testing for copper/
derability requirements of J-STD-003 Class 2-Defect gold contamination. The balance of the bath shall be lead or the items
or equivalent. Class 3-Defect listed above.
2. The total copper, gold, cadmium, zinc and aluminum contaminants shall
not exceed 0.4% for assembly soldering.
3. Not applicable for Pb36B: limits to be 1.75% to 2.25%.
5.3 Solder Purity Maintenance Solder used for precon-
ditioning, gold removal, tinning of parts, and machine sol- 5.4.1 Gold Removal Gold shall6 be removed:
dering shall4 be analyzed, replaced or replenished at a fre- • From at least 95% of the surface to
(6) Table 11-1 #3
quency to ensure compliance with the limits specified in be soldered of the through-hole com- Class 1-No Reqt
Table 5-1. ponent leads with 2.5 µm [0.0984 Class 2-Proc Ind
mil] or more of gold. Class 3-Defect
Solder alloys other than Sn60A, Sn63A, or Pb36B tin/lead
• From 95% of all surfaces of surface mount components to
solders shall4 be in compliance with equivalent docu-
mented limits. be soldered regardless of gold thickness.
• From the surface of solder terminals plated with 2.5 µm
If contamination exceeds the limits, intervals between the [0.0984 mil] or more of gold.
analyses, replacement or replenishment shall4 be short-
ened. The frequency of analysis should be determined on A double tinning process or dynamic solder wave may be
the basis of historical data, or monthly analyses. used for gold removal.
Records containing the results of all analyses and solder These requirements may be eliminated if there is docu-
bath usage (e.g., total time in use, mented objective evidence available for review that there
(4) Table 11-1 #1b
amount of replacement solder, or area Class 1-No Reqt are no gold related solder embrittlement problems associ-
throughput) shall4 be maintained for a Class 2-Defect ated with the soldering process being used.
minimum of one year for each Class 3-Defect
process/system. 5.4.2 Rework of Nonsolderable Parts A component
lead, termination, or board not conforming to the solder-
5.4 Solderability Maintenance The manufacturer shall5 ability requirements of 5.2 may be reworked (e.g., by dip-
ensure that all components, parts, leads, wiring, terminals, ping in hot solder) before soldering.
and printed boards that have met the requirements of 5.2
are solderable at the start of hand and/or machine soldering During tinning of leads, heat sinks shall7 be attached to the
operations. The manufacturer should leads of components that are heat sen-
(7) Table 11-1 #1a
establish procedures to minimize part
(5) Table 11-1 #1a sitive. A reworked part shall7 conform Class 1-Defect
Class 1-Defect
solderability degradation. (See IPC- Class 2-Defect
to the requirements of 5.2, less steam Class 2-Defect
Class 3-Defect aging. Class 3-Defect
HDBK-001.)
6
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
6 ASSEMBLY PROCESSES nents shall not5 be mounted if the part or component lead
6.1 General Part Mounting Requirements When design
has nicks or deformation exceeding 10% of the diameter,
restrictions mandate mounting components incapable of width, or thickness of the lead except as allowed for flat-
withstanding soldering temperatures incident to a particular tened leads (see 6.1.2.6). Exposed
(5) Table 11-1 #4a
process, such components shall1 be mounted and soldered basis metal is acceptable if deforma- Class 1-Defect
to the assembly as a separate operation. Parts shall2 be tion does not exceed 10% of the diam- Class 2-Defect
eter, width, or thickness of the lead. Class 3-Defect
mounted with sufficient clearances between the body and
the PWB to assure adequate cleaning and cleanliness test-
6.1.2.2 Surface Mount Device Lead Forming Leads
ing (if required). Assemblies should be cleaned after each
shall6 be formed in such a manner that the lead-to-body
soldering operation so that subsequent placement and sol-
seal is not damaged or degraded. They may be soldered
dering operations are not impaired by contamination (see 8,
into place by subsequent processes to not impart residual
Cleanliness Requirements).
stresses decreasing reliability. See Figure 6-1. When lead
On assemblies using mixed component mounting technol- forming is required during the assembly process leads
ogy, through-hole components should be mounted on one shall7 be formed such that there is an available minimum
side of the printed board. Surface mounted components lead length for contact to the solder pad of:
may be mounted on either or both a. One lead width for flat leads.
(1) Requirement
sides of the assembly. See 1.4 b. Two lead widths for coined leads.
Where component marking visibility (2) Table 11-1 #1a c. Two lead diameters for round leads.
and legibility is desired the contract or Class 1-Defect
drawing shall1 so state. Parts should Class 2-Defect The leads of surface mounted components shall7 be formed
Class 3-Defect to their final configuration prior to sol-
be mounted such that part markings (6) Table 11-1 #4a
and reference designators are visible. dering. Class 1-Defect
Class 2-Defect
Note: Where severe loading condi- Class 3-Defect
6.1.1 Component and Seal Dam-
age Part bodies and lead seals shall
(3) Table 11-1 #4a tions exist such as Coefficient of Ther-
Class 1-Defect (7) Table 11-1 #1a
3
not be degraded below the part speci- mal Expansion (CTE) mismatches or
Class 2-Defect Class 1-Defect
fication requirements. Class 3-Defect
severe operational environments, extra Class 2-Defect
consideration should be given to the Class 3-Defect
6.1.2 Lead Forming Part and component leads should be minimum available contact length.
preformed to the final configuration excluding the final
clinch or retention bend before assem- 6.1.2.3 Flat Pack Parallelism Leads on opposite sides of
(4) Table 11-1 #1a surface mounted flatpacks should be formed such that the
bly or installation. The lead forming Class 1-Defect
4
process shall not damage connec- Class 2-Defect nonparallelism between the base surface of the component
tions internal to components. Class 3-Defect and the surface of the printed board (i.e., component cant)
is minimal. Component cant is permissible, however, the
6.1.2.1 Lead Deformation Limits Whether leads are final configuration should not exceed the clearance limit of
formed manually or by machine or die, parts or compo- 2.0 mm [0.0787 in] (see Figure 6-1).
c.
a. b.
IPC-001c-6-001
7
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
6.1.3 Wire and Cable Preparation Insulation discolora- 6.1.6 Adhesive Coverage Limits
(13) Table 11-1 #7a
tion resulting from thermal stripping is Adhesive materials, when used, shall
(7) Table 11-1 #5a Class 1-Defect
permissible, however, the insulation (8) Table 11-1 #1a not13 preclude the formation of an Class 2-Defect
shall not7 be charred. Chemical insu- Class 1-Defect acceptable solder connection. Adhe- Class 3-Defect
lation stripping agents shall8 be used Class 2-Defect sive materials extending from under (14) Table 11-1 #7b
Class 3-Defect
only for solid wire and are to be neu- SMT components shall not14 be vis- Class 1-Accept
tralized or removed prior to soldering. ible in the termination area. Class 2-Proc Ind
Class 3-Defect
8
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
4
IPC-001c-6-002
▼
▼
shank of the terminal shall2 be neither perforated nor split, [0.0591 in] max
35
cracked, or otherwise discontinuous to to
(2) Table 11-1 #8
the extent that oils, flux, inks, or other Class 1-Defect 120
IPC-001c-6-004
liquid substances utilized for process- Class 2-Defect
ing the printed board can be entrapped Class 3-Defect Figure 6-4 Flare Angles
within the mounting hole.
6.2.4 Terminal Mounting - Mechanical Terminals not
6.2.2 Flange Discontinuities The rolled or flared area connected to printed wiring or ground planes shall5 be of
of the flange shall3 be free of circumferential splits or the rolled flange configuration (see Figure 6-5). A printed
cracks. foil land may be used as a seating sur-
(5) Table 11-1 #1b
face for a rolled flange provided that Class 1-No Reqt
The rolled or flared area of the flange shall3 have no more the land is isolated and not connected Class 2-Defect
to active printed wiring or ground Class 3-Defect
than three radial splits or cracks provided that the splits or
cracks are separated by at least 90° and do not extend into plane.
the barrel of the terminal (see Figure 6-3).
6.2.5 Terminal Mounting - Electrical Terminals shall6
The flange shall not3 be split, cracked or otherwise discon- be mounted with flared flanges in noninterfacial PTHs pro-
tinuous to the extent that flux, oils, vided the mounting is in conjunction with a land or ground
(3) Table 11-1 #8
inks, or other liquid substances uti- Class 1-Defect
plane on the flared side as shown in Figure 6-6A. Termi-
lized for processing the printed board Class 2-Defect nals shall not6 be flared to the base material of the printed
can be entrapped within the mounting Class 3-Defect board.
hole.
Terminals may be mounted in non-
(6) Table 11-1 #1b
6.2.3 Flared Flange Angles Flared flanges should be PTHs with active circuitry on the top Class 1-No Reqt
formed to an included angle of between 35° and 120° and side and a roll flange on the back side Class 2-Defect
should extend between 0.4 mm [0.0157 in] and 1.5 mm of the board (see Figure 6-6C). Class 3-Defect
9
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
3
IPC-001c-6-005
10
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
IPC-001c-6-007
1 IPC-001c-6-009
IPC-001c-6-008
Figure 6-9 Stress Relief Examples
Figure 6-8 Service Loop for Lead Wiring
1. Acceptable
2. Not acceptable (insufficient)
11
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
6.3.1.6 Insulation Sleeving (Wires Soldered to Pierced, Lead and wire ends may extend beyond the base of termi-
Hook and Cup Terminals) When insulation sleeving is nals provided the minimum design electrical clearance is
installed over a wire soldered to a pierced, hook or cup ter- maintained. The attachments should be maintained such
minal, there shall1 be no damage to the sleeving that would that clearance between wires, and clearance between the
allow shorting of the wire to adjacent wires and the terminal board or panel is a minimum con-
(1) Table 11-1 #9
circuitry. Class 1-Defect sistent with the wire insulation thickness.
The sleeving shall2 fit snugly and Class 2-Defect
Class 3-Defect For side route connections:
extend over the insulation a minimum
of 6.0 mm [0.236 in], or two wire (2) Table 11-1 #13 a. Bifurcated terminals shall7 have a 90° minimum wrap
diameters, whichever is greater, and Class 1-Accept (see Figure 6-12A).
Class 2-Defect
extend over the terminal beyond the b. The wire or component lead shall7 be dressed through
Class 3-Defect
solder termination. the slot and wrapped to either post of the terminal (see
Figure 6-12B) assuring positive contact of the wire
6.3.1.7 Lead and Wire End Extensions The lead and with at least one corner of the post.
wire ends should not extend beyond c. Wires or leads for user approved designs which incor-
(3) Table 11-1 #9
the terminal more than one (1) lead Class 1-Defect porate staking/bonding of wires or component bodies,
diameter. Minimum electrical clear- Class 2-Defect
or solid wires or leads 0.75 mm [0.0295 in] or greater
ance requirements shall3 be met. Class 3-Defect
diameter, need not be wrapped but shall7 extend
beyond the post of the terminal
6.3.2 Bifurcated (Slotted) and Turret Terminals For (7) Table 11-1 #14
and be in contact with the base of
Class 3, wires shall4 be attached to the Class 1-Accept
(4) Requirement the terminal or the previously Class 2-Proc Ind
base of the terminal or in contact with See 1.4 Class 3-Defect
installed wire. (See Figure 6-12C)
the previously installed wire.
6.3.2.1 Wire and Lead Wrap-Around - Turret and 6.3.2.3 Top and Bottom Route Connections Bottom
Straight Pin Leads and wires should be mechanically routed wires shall8 be wrapped on the terminal base or post
secured to their terminals before soldering. Such mechani- with a minimum of 90° bend (see Figure 6-13).
cal securing should prevent movement between the parts of Wire insulation shall not8 enter the base of post of termi-
the connection during the soldering nal. When top routed wires to bifurcated terminals are
(5) Table 11-1 #14
operation. Leads and wires shall5 be Class 1-Accept required by the design, the wire shall8 feed straight into the
wrapped around turret and straight pin Class 2-Proc Ind terminal between the tines. Any
terminals for a minimum of 180° (see Class 3-Defect (8) Table 11-1 #14
remaining space between the tines Class 1-Accept
Figure 6-11). shall8 be filled by having the wire Class 2-Proc Ind
bent double or by using a separate Class 3-Defect
filler wire (see Figure 6-13).
1
6.3.3 Hook Terminals
2 a. Wire(s) shall9 be wrapped 180° minimum.
b. Wire(s) shall9 be no closer than one wire diameter to
3
the end of the hook.
IPC-001c-6-011
c. Wire(s) should be within the arc of the hook. See Fig-
Figure 6-11 Wire and Lead Wrap Around ure 6-14.
1. Upper guide slot
2. Lower guide slot d. For components using hook termi-
(9) Table 11-1 #14
3. Base nations, wires shall9 be spaced a Class 1-Accept
minimum of two lead diameters or Class 2-Proc Ind
6.3.2.1.1 Termination of Small Gauge Wire (AWG 30 and 1.0 mm [0.039 in], whichever is Class 3-Defect
Smaller) As an exception to the requirements of 6.3.2.1, greater, from the base of the
wire size AWG 30 or smaller shall6 be terminal.
(6) Table 11-1 #14
wrapped at least once and should be Class 1-Accept
wrapped no more than three complete Class 2-Proc Ind 6.3.4 Pierced or Perforated Termi-
(10) Table 11-1 #14
turns around the terminal. Class 3-Defect nals For wiring to a single terminal,
10
Class 1-Accept
the wire(s) shall pass through the Class 2-Proc Ind
6.3.2.2 Side Route Connection - Bifurcated Terminals eye and be wrapped around the termi- Class 3-Defect
When practical, except for bus wire, wires should be nal a minimum of 90° (see Figure
placed in ascending order with the largest on the bottom. 6-15).
12
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
IPC-001c-6-013
IPC-001c-6-012
13
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
6.4.1 Parts Not Configured for Surface Mounting Com- 6.5.1 Lead Forming Requirements Leads shall6 extend
ponents of the through-hole configuration (e.g., transistors, at least one lead diameter or thickness
metal power packages, and other non- (6) Table 11-1 #4b
(1) Table 11-1 #1a but not less than 0.8 mm [0.031 in] Class 1-Accept
axial leaded components), shall not1 Class 1-Defect from the body or weld before the start Class 2-Proc Ind
be surface mounted unless the leads Class 2-Defect of the bend radius (see Figure 6-16). Class 3-Defect
are formed to meet the surface mount Class 3-Defect
device lead forming requirements. The lead bend radius shall6 be in accordance with Table
6-2.
6.4.2 Small Devices with Two Terminations
3
6.4.2.1 Mounting of Parts on Parts (Stacking) When L
part stacking is permitted by the assembly drawing(s)/
documentation, parts shall not2 vio- 4
(2) Table 11-1 #9
late minimum electrical clearance Class 1-Defect
between other parts or components Class 2-Defect 1
such as terminals or other chip com- Class 3-Defect µF V µF V
L
ponents.
14
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
Tempered leads shall not1 be termi- move within the solder paste such that the final soldered
(1) Table 11-1 #15a
nated with a (full) clinched configura- (2) Table 11-1 #9 connection results in part misalignment exceeding the
tion. Class 1-Defect requirements of Section 9. After sol-
(8) Table 11-1 #1a
Class 2-Defect dering operations have been per-
Lead protrusion shall not2 violate Class 3-Defect
Class 1-Defect
formed, the assembly shall8 be suffi- Class 2-Defect
minimum electrical clearance require- Class 3-Defect
(3) Table 11-1 #16a ciently cooled so the solder is
ments. Lead protrusion shall3 be in Class 1-No Reqt solidified prior to further handling.
accordance with Table 6-3. Class 2-Proc Ind
Class 3-Defect
7.1.2 Preheating For other than hand soldering (see
Table 6-3 Lead Protrusion 7.2), assemblies should be preheated to minimize the pres-
Class 1 Class 2 Class 3 ence of volatile solvents prior to exposure to molten solder
(L) min1 End is discernible to reduce thermal shock to boards and components, to
(L) max2 No danger of 2.5 mm 1.5 mm improve solder flow, and to reduce the
(9) Table 11-1 #1a
shorts [0.0984 in] [0.0591 in] solder dwell time. The preheat tem- Class 1-Defect
Note: perature exposure shall not9 degrade Class 2-Defect
1. For plated-through hole boards greater than 2.3 mm [0.0906 in] thick, printed boards, components, or solder- Class 3-Defect
components with pre-established lead lengths, (DIPs, sockets), lead
protrusion may not be visible. ing performance.
2. Lead protrusion should not exceed 2.5 mm [0.0984 in] if there is a
possibility of violation of minimum electrical spacing, damage to soldered
7.1.3 Hold Down of Surface Mount Leads Surface
connections due to lead deflection or penetration of static protective 10
packaging during subsequent handling or operating environments. mounted device leads shall not be held down under
stress (e.g., by probes) during solder solidification such that
6.5.2.1 Lead Termination Requirements for Unsup-
the resulting residual stresses decrease
ported Holes Lead protrusion for (10) Table 11-1 #1c
(4) Table 11-1 #16b reliability. Class 1-No Reqt
unsupported holes shall4 be 0.5 mm (5) Table 11-1 #9 Class 2-No Reqt
[0.0197 in] minimum and shall not5 Class 1-Defect The resistance reflow system shall Class 3-Defect
violate minimum electrical clearance Class 2-Defect not10 deflect the leads more than two
Class 3-Defect
requirements. As an exception to the times the lead thickness during reflow.
requirements of 6.5.2, lead termina- (6) Table 11-1 #15b
tions in unsupported holes shall6 be Class 1-No Reqt 7.1.4 Cooling Controlled cooling may be used with
Class 2-No Reqt
clinched a minimum of 45°. Class 3-Defect
documented processes.
6.5.3 Coating Meniscus Component coating meniscus 7.1.5 Lead Trimming Leads may be trimmed after sol-
7 dering provided the cutters do not damage the component
shall not be trimmed.
or solder connection due to physical shock.
Components shall7 be mounted to provide sufficient clear-
ance between the coating meniscus (on each lead) and the When lead cutting is performed after soldering, the solder
subsequent solder connection (coating terminations shall 11 either be reflowed or visually
(7) Table 11-1 #1c
meniscus may be in the hole provided Class 1-No Reqt
inspected at 10X to ensure that the original solder connec-
that the solder connection meets the Class 2-No Reqt tion has not been damaged (e.g., fractured) or deformed.
requirements of Table 9-1). Class 3-Defect
If the solder connection is reflowed this shall11 be consid-
ered part of the soldering process and shall not11 be con-
7 ASSEMBLY SOLDERING PROCESSES sidered rework. This requirement is
(11) Table 11-1 #1c
not intended to apply to components Class 1-No Reqt
7.1 General which are designed such that a portion Class 2-No Reqt
of the lead is intended to be removed Class 3-Defect
7.1.1 Handling of Parts Parts shall8 be handled in a after soldering (e.g., break-away tie
manner to preclude damage to terminations and to avoid bars).
the need for subsequent lead straightening operations. Once
parts are mounted on printed boards, the unsoldered assem- 7.1.6 Solder Wicking Solder wick-
(12) Table 11-1 #1c
bly shall8 be handled, transported (e.g., hand or conveyor) ing shall not12 extend to a portion of Class 1-No Reqt
and processed in a manner to preclude movement that the wire which is required to remain Class 2-No Reqt
would detrimentally affect formation flexible. Class 3-Defect
(8) Table 11-1 #1a
of acceptable solder connections. Class 1-Defect
When parts are mounted in solder Class 2-Defect 7.1.7 Drying/Degassing Prior to soldering, the assembly
paste, the unsoldered assembly should Class 3-Defect may be treated to reduce detrimental moisture and other
be processed so that the part does not volatiles.
15
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
7.1.8 Holding Devices and Materials Equipment, other alloys, other temperature ranges may be required. For
devices, materials, or techniques used to handle boards or all alloys, the nominal temperature
(6) Table 11-1 #1a
retain parts and components to the printed boards through should have a tolerance of ± 5°C Class 1-Defect
any and all stages of soldering shall not1 contaminate, [9°F]. For Class 3, this tolerance shall Class 2-Defect
damage, or degrade printed boards or components. The not6 put the bath temperature outside Class 3-Defect
equipment, devices, materials or tech- the established limits.
(1) Table 11-1 #1a
niques should be adequate to maintain Class 1-Defect 7.3.2.1 Solder Bath Maintenance Solder bath purity in
component positioning and permit sol- Class 2-Defect
Class 3-Defect
machine soldering of printed board assemblies shall7 be
der flow through plated-through holes
maintained in accordance with 5.3 and the following pro-
and/or onto terminal areas.
cedures:
7.2 Manual/Hand (Nonreflow) Soldering a. Dross shall7 be removed from the solder bath in a man-
ner that assures that dross does not contact the items
7.2.1 Flux Application When an
(2) Table 11-1 #1a being soldered. Automatic or manual methods for dross
external flux is used in conjunction Class 1-Defect removal are acceptable.
with flux cored solders, the fluxes Class 2-Defect
shall2 be compatible. Class 3-Defect b. Soldering oils may be intermixed with the molten sol-
der and carried to the surface of the solder wave or
7.2.2 Solder Application Solder shall3 only be applied applied to the surface of the solder
(7) Table 11-1 #1c
to one side of a PTH. Heat may be wave or solder bath. The oil level Class 1-No Reqt
(3) Table 11-1 #1b
simultaneously applied to both sides Class 1-No Reqt should be controlled to preclude Class 2-No Reqt
of the PTH. Class 2-Defect intermix of oil in solidified solder Class 3-Defect
Class 3-Defect joints.
7.2.3 Heat Sinks When hand soldering a component 7.4 Reflow Soldering The manufacturer shall8 develop
identified as heat sensitive, a thermal shunt or heat sink and maintain operating procedures describing the reflow
shall4 be attached to the device lead soldering process and the proper operation of the equip-
(4) Table 11-1 #1a
between the area to be soldered and Class 1-Defect ment. These procedures shall8 include, as a minimum, a
the component body to minimize com- Class 2-Defect reproducible time/temperature envelope including the flux
ponent heating. Class 3-Defect
and solder paste application procedures and coverage,
drying/degassing operation (when required), preheating
7.3 Machine (Nonreflow) Soldering
operation (when required), controlled atmosphere (if used),
7.3.1 Machine Controls The manufacturer shall5 main- solder reflow operation, and a cooling
(8) Table 11-1 #1c
tain operating procedures describing the soldering process operation. These steps may be part of Class 1-No Reqt
and the proper operation of the automatic soldering an integral or in-line system or may be Class 2-No Reqt
machine and associated equipment. accomplished through a series of sepa- Class 3-Defect
rate operations.
For the soldering machine, these procedures, as a mini-
mum, shall5 define the preheat temperature, flux applica- 8 CLEANLINESS REQUIREMENTS
tion procedures and coverage, solder temperature, con- An item which is required by 8.3 to be cleaned during and
trolled atmosphere (if used), rate of travel, frequency of after soldering shall9 be cleaned per a documented process
temperature verification measurements, and frequency of to allow removal of all contaminants (especially flux resi-
solder bath analysis. due). The items cleaned shall9 be capable of meeting the
If any of the above mentioned characteristics require an cleanliness requirement as specified herein.
adjustment for a different printed wir- All items to be cleaned shall9 be
(5) Table 11-1 #1c (9) Table 11-1 #1c
ing assembly, drawing number, or Class 1-No Reqt cleaned in a manner that will prevent Class 1-No Reqt
other positive identification element, Class 2-No Reqt thermal shock and/or detrimental Class 2-No Reqt
the setting to be utilized shall5 be Class 3-Defect
intrusion of cleaning media into com- Class 3-Defect
identified. ponents that are not totally sealed.
7.3.2 Solder Bath The period of exposure of any printed 8.1 Cleaning Process Requirements
board to a solder bath shall6 be limited to a duration that
will not degrade the board or parts mounted thereon. The 8.1.1 Pre-Soldering Cleanliness Requirements The
solder bath using Sn60A, Pb36B, or cleanliness of terminals, component leads, conductors, and
(6) Table 11-1 #1a
Sn63A solder should be maintained at Class 1-Defect printed wiring surfaces shall10 be suf-
(10) Requirement
a temperature within the range of Class 2-Defect ficient to ensure solderability (see See 1.4
230°C [446°F] to 290°C [554°C]. For Class 3-Defect 5.2).
16
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
When not done as part of a documented process control Note: This requirement may be elimi-
(8) Table 11-1 #17
and product improvement system, one nated when visible residue has been Class 1-Defect
(3) Requirement identified as benign through labora- Class 2-Defect
hundred percent visual inspection See 1.4
3 tory analysis or other means. Class 3-Defect
shall be performed.
17
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
4 = Test for other surface organic contaminants (8.3.9) Organic Contamination Identification Test (Infrared Ana-
5 = Other tests as defined by user/manufacturer agreement lytical Method) shall not5 exceed the
(5) Table 11-1 #1a
maximum acceptance level estab- Class 1-Defect
8.3.5 Rosin Flux Residues When rosin flux residue test- lished by mutual agreement between Class 2-Defect
ing is required, assemblies shall1 be tested in accordance user and manufacturer. Class 3-Defect
with IPC-TM-650, Test Method 2.3.27
(1) Table 11-1 #1a
and shall1 comply with the following Class 1-Defect 9 ASSEMBLY REQUIREMENTS
requirements for the maximum allow- Class 2-Defect
able level of flux residues: Class 3-Defect
9.1 Acceptance Requirements All soldered connections
Class 1 assemblies less than 200 micrograms/cm2 shall 6 meet the applicable product class acceptance
Class 2 assemblies less than 100 micrograms/cm2 requirements of 9.2.
Class 3 assemblies less than 40 micrograms/cm2
Manufacturers shall6 perform 100% inspection unless sam-
pling inspection is defined as part of a documented process
8.3.6 Ionic Residues (Instrument Method) When ionic
control plan in accordance with 11.3.
residue (instrument method) testing is required, assemblies
shall2 be tested in accordance with IPC-TM-650, Method For Class 3:
2.3.25, Detection and Measurement of Ionizable Surface a. If defects or process indicators exceed the corrective
Contaminants. Dynamic Extraction Methods should be per- action limits specified in 9.1.1 for their respective level
formed in compliance with Test Method 2.3.25, item 5. of opportunities (9.1.2), the manufacturer shall6 initiate
Static Extraction Methods should be performed in compli- corrective action to reduce their occurrence.
ance with Test Method 2.3.25, item 6 and shall2 contain
b. For corrective action calculations, no more than one
less than 1.56 micrograms/cm2 sodium chloride (NaCl)
defect characteristic or process indicator shall6 be
equivalent ionic or ionizable flux residue. Other methods
attributed to a particular intercon-
may be used when the sensitivity of (6) Requirement
(2) Table 11-1 #1a nection site (e.g., via, lead-in-hole, See 1.4
the alternative method is shown to be Class 1-Defect lead-to-land).
equal to or better than the above meth- Class 2-Defect
ods with respect to detecting ionizable Class 3-Defect
surface contamination. 9.1.1 Corrective Action Limits
For Class 3:
Note: In comparing the sensitivity between methods, the
solvent used to extract the residue, the method used to a. Corrective action shall7 be initiated if defects listed in
present the solvent to the assembly and the method of Table 11-1 exceed the control limits established in
detecting the residue should all be considered. accordance with the documented process control plan
(see 11.3c), and
8.3.7 Ionic Residues (Manual Method) When ionic resi- b. If process control limits have not been established, cor-
due (manual method) testing is required, assemblies shall3 rective action shall7 be initiated if defects listed in
be tested in accordance with IPC-TM-650, Test Method Table 11-1 exceed 0.3% of the
(7) Requirement
2.3.25, Detection and Measurement of Ionizable Surface opportunities for their occurrence See 1.4
Contaminants. The surface contamination shall3 be less (see 9.1.2).
then 1.56 micrograms/cm 2 NaCl
(3) Table 11-1 #1a
equivalent ionic or ionizable flux resi- Class 1-Defect 9.1.2 Opportunities Determination Unless otherwise
due. Other acceptance values may be Class 2-Defect specified in the process control plan, the total number of
approved by the user for equivalent Class 3-Defect
interconnection sites is used as the measure to which the
tests. percentage of defects or process indicators is applied.
These calculations consider each surface mount termina-
8.3.8 Surface Insulation Resistance (SIR) When surface tion, each through-hole termination, and each terminal ter-
insulation resistance testing (SIR) is mination as a single opportunity in determining the total
(4) Table 11-1 #1a
required, it shall4 be performed using Class 1-Defect number of opportunities for a given printed board assem-
a documented method that includes Class 2-Defect bly.
pass/fail criteria and is available for Class 3-Defect
review. 9.2 General Assembly Require-
8 (8) Table 11-1 #18
ments All products shall meet the
Class 1-Defect
8.3.9 Other Contamination When surface organic con- requirements of the assembly Class 2-Defect
tamination testing is required, assemblies tested in accor- drawing(s)/documentation. The elec- Class 3-Defect
dance with IPC-TM-650, Test Method 2.3.39, Surface trical and mechanical integrity and the
18
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
reliability of all components and k. Solder on contact area of gold edge connector contact
(1) Table 11-1 #1a
assemblies shall1 be retained after Class 1-Defect lands (i.e., ‘‘gold fingers’’).
exposure to all processes employed Class 2-Defect Note: Visual aids can be found in IPC-A-610.
during manufacture and assembly Class 3-Defect
(e.g., handling, fluxing, soldering, and
9.2.1.2 Component Damage Minor surface flaws, dis-
cleaning).
coloration, coating meniscus cracks, or chips are accept-
able. However, they shall not3 expose the component sub-
9.2.1 Printed Wiring Assembly Damage strate or active element nor affect
(3) Table 11-1 #4a
structural integrity and reliability. Class 1-Defect
9.2.1.1 Printed Wiring Board Dam-
(2) Table 11-1 #19 There shall not3 be any damage to Class 2-Defect
age The following printed wiring Class 3-Defect
Class 1-Defect glass bodied components in excess of
board defects shall2 be rejected: Class 2-Defect component specification limits. Com-
Class 3-Defect
a. Blistering or delaminations that ponents shall not3 be charred.
exceed 25% of the distance
Note: Visual aids can be found in IPC-A-610.
between plated-through holes or internal conductors for
Class 1 printed wiring boards or assemblies.
b. Any evidence of blistering or delamination between 9.2.2 Markings Marking shall not 4 be deliberately
altered, obliterated, or removed by the manufacturer unless
plated-through holes or internal conductors for Class 2
required by the assembly drawing(s)/documentation. Inci-
or Class 3 printed wiring boards or assemblies other
dental or random part marking loss during normal post sol-
than flexible PWBs.
der cleaning operations does not constitute deliberate oblit-
Note: Measling is NOT the same as blistering and/or eration of the part marking. Additional markings (such as
delamination. See IPC-T-50 and IPC-A-610 for clarifi- labels added during the manufacturing
(4) Table 11-1 #1a
cation. process) should not obscure the origi- Class 1-Defect
c. When areas of weave exposure reduce the clearance nal supplier’s markings. Where com- Class 2-Defect
ponent marking visibility and legibil- Class 3-Defect
between noncommon conductive patterns to less than
the minimum electrical clearance. ity is desired, the contract or drawing
shall4 so state.
d. When haloing or edge delamination reduces the edge
clearance more than 50% of that specified, or more than
2.5 mm [0.0984 in], if none is specified. 9.2.3 Bow and Twist (Warpage) Bow and twist after sol-
dering should not exceed 1.5% for through-hole, or 0.75%
e. When the outer, lower edge of land areas are lifted or for surface mount printed board appli-
separated more than the thickness (height) of the land. (5) Table 11-1 #19
cations (see IPC-TM-650, 2.4.22). Class 1-Defect
f. Reduction in minimum width of printed conductors by Bow and twist shall not5 cause dam- Class 2-Defect
more than 20% for Class 2 and 3 and 30% for Class 1 age during post solder assembly Class 3-Defect
19
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
A smooth transition from land to connection surface or 9.2.4.2 Solder Connection Defects The following sol-
component lead should be evident. A line of demarcation or der joint conditions shall4-5-6 be con-
(4) Table 11-1 #20
transition zone where applied solder blends with solder sidered defects: (5) Table 11-1 #21a
coating, solder plate, or other surface material is acceptable a. Fractured solder connections (6) Table 11-1 #22a
Class 1-Defect
provided that wetting is evident. In case of fused solder b. Disturbed solder connections Class 2-Defect
coatings, presence of the applied sol- Class 3-Defect
(1) Table 11-1 #20 c. Cold solder connections
der is not required above the rim of (2) Table 11-1 #21a
the hole if the hole wall and compo- (3) Table 11-1 #22a d. Solder that violates minimum electrical clearance (e.g.,
nent lead exhibit good wetting. Marks Class 1-Defect bridges), or contacts the component body (except as
Class 2-Defect noted in 9.2.6.8 and 9.2.6.9).
or scratches in the solder joint shall
1-2-3
Class 3-Defect
not degrade the integrity of the e. Fails to comply with wetting criteria of 9.2.4.
connection. f. Solder bridging between joints except when path is
present by design.
20
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
9.2.5 Interfacial Connections Unsupported holes with fill of solder is permitted, but with solder extending 360°
leads or PTHs not subjected to mass soldering and used for around the lead with 100% wetting from barrel walls to
interfacial connections need not be filled with solder. PTHs lead on the secondary side, and the surrounding PTHs
not exposed to solder because of permanent or temporary meeting requirements of Table 9-1.
maskant and used for interfacial connections need not be
filled with solder. For Class 3, PTHs without leads, includ- Note: Less than 100% solder fill may not be acceptable in
ing vias, after exposure to wave, dip, some applications (e.g., thermal shock). The user is respon-
(1) Requirement
or drag solder processing shall1 meet See 1.4 sible for identifying these situations to the manufacturer.
the acceptability requirements of Fig-
ure 9-2.
1
2
A B ▼
3
C D IPC-001c-9-003
21
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
22
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
9.2.6.4 Bottom Only Terminations Discrete chip components, leadless chip carriers, and other
(1) Table 11-1 #23
devices having metallized terminations on the bottom side only (except ball grid arrays) shall1 meet the Class 1-Defect
dimensional and solder fillet requirements of Table 9-4 and Figure 9-4 for each product classification. Class 2-Defect
The widths of the component and land are W and P, respectively, and the termination overhang Class 3-Defect
describes the condition whereby the smaller extends beyond the larger termination (i.e., W or P).
Table 9-4 Dimensional Criteria - Bottom Only Terminations
Feature Dim. Class 1 Class 2 Class 3
1,2 1,2
Maximum Side Overhang A Notes Notes Notes1,2
Maximum End Overhang B Not permitted Not permitted Not permitted
Minimum End Joint Width C 50% (W) or 50% (P), 50% (W) or 50% (P), 75% (W) or 75% (P),
whichever is less whichever is less whichever is less
Minimum Side Joint Length D Note3 Note3 Note3
2 2
Maximum Fillet Height (not shown) E Note Note Note2
3 3
Minimum Fillet Height (not shown) F Note Note Note3
Solder Fillet Thickness G Note3 Note3 Note3
Minimum End Overlap J Required Required Required
2 2
Land Width P Note Note Note2
2 2
Termination Width W Note Note Note2
Note 1. Shall not violate minimum electrical clearance.
Note 2. Unspecified parameter or variable in size as determined by design.
Note 3. Properly wetted fillet shall be evident.
2
1 3
4
IPC-001c-9-004
23
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
9.2.6.5 Rectangular or Square End Components (e.g., Chip Resistor, Chip Capacitor, Square End
(1) Table 11-1 #23
MELF) Solder joints to components having terminations of a square or rectangular configuration shall1
Class 1-Defect
meet the dimensional and solder fillet requirements of Table 9-5 and Figure 9-5 for each product clas- Class 2-Defect
sification. The solder fillet may contact the bottom of the component. Class 3-Defect
1 2
3
4
6 7 8
5
9 IPC-001c-9-005
24
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
9.2.6.6 Cylindrical End Cap Terminations (e.g., MELF) Solder joints to components having cylindri-
(1) Table 11-1 #23
cal end cap terminations shall1 meet the dimensional and solder fillet requirements of Table 9-6 and Class 1-Defect
Figure 9-6 for each product classification. The solder fillet may contact the bottom of the component. Class 2-Defect
Class 3-Defect
Table 9-6 Dimensional Criteria - MELF Terminations
Feature Dim. Class 1 Class 2 Class 3
Maximum Side Overhang A 25% (W) or 25% (P), 25% (W) or 25% (P), 25% (W) or 25% (P),
whichever is less; Note1 whichever is less; Note1 whichever is less; Note1
Maximum End Overhang B Not permitted Not permitted Not permitted
Minimum End Joint Width C Note3 50% (W) or 50% (P), 50% (W) or 50% (P),
whichever is less whichever is less
Minimum Side Joint Length D Note3,5 50% (R) or 50% (S), 75% (R) or 75% (S),
whichever is less; Note5 whichever is less; Note5
Maximum Fillet Height E Note4 Note4 Note4
3 3
Minimum Fillet Height F Note Note (G) + 25% (W) or (G)
(End and Side) + 1.0 mm [0.0394 in],
whichever is less
Solder Fillet Thickness G Note3 Note3 Note3
3,5 5
Minimum End Overlap J Notes 50% (R) Note 75% (R) Note5
2 2
Land Width P Note Note Note2
Termination/Plating Length R Note2 Note2 Note2
2 2
Land Length S Note Note Note2
Diameter of Termination W Note2 Note2 Note2
Note 1.
Shall not violate minimum electrical clearance.
Note 2.
Unspecified parameter or variable in size as determined by design.
Note 3.
Properly wetted fillet shall be evident.
Note 4.
The maximum fillet may overhang the land or extend onto the top of the component termination; however, the solder shall not extend further onto the
component body.
Note 5. Does not apply to components with end only terminations.
1 2
3
4 P
R
S
5
IPC-001c-9-006
25
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
9.2.6.7 Castellated Terminations Joints formed to castellated terminations shall1 meet the dimen-
(1) Table 11-1 #23
sional and solder fillet requirements of Table 9-7 and Figure 9-7 for each product classification. Class 1-Defect
Class 2-Defect
Class 3-Defect
S
4
3
IPC-001c-9-007
26
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
9.2.6.8 Flat, Ribbon, ‘‘L’’, and Gull Wing Leads Joints formed to flat, ribbon, ‘‘L’’, and gull wing
(1) Table 11-1 #23
shaped leads of either stiff or flexible materials shall meet the alignment and solder fillet requirements Class 1-Defect
of Table 9-8 and Figure 9-8 for each product classification. For devices where the lead length (L) is Class 2-Defect
shorter than the lead width (W), the minimum side joint length (D) shall1 be 75% (L). Class 3-Defect
Table 9-8 Dimensional Criteria - Flat, Ribbon, ‘‘L,’’ and Gull Wing Leads
Feature Dim Class 1 Class 2 Class 3
Maximum Side Overhang A 50% (W) or 0.5 mm 50% (W) or 0.5 mm 25% (W) or 0.5 mm
[0.02 in], [0.02 in], [0.02 in],
whichever is less; Note1 whichever is less; Note1 whichever is less; Note1
Maximum Toe Overhang B Note1 Note1 Note1
Minimum End Joint Width C 50% (W) 50% (W) 75% (W)
Minimum Side Joint Length D (W) or 0.5 mm [0.02 in], 75% (L) or (W), 75% (L) or (W),
whichever is less whichever is less; Note6 whichever is less; Note 6
4
1 2 3 6
7
8 9
10
11
IPC-001c-9-008
27
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
9.2.6.9 Round or Flattened (Coined) Leads Joints formed to round or flattened (coined) leads shall1
(1) Table 11-1 #23
meet the dimensional and fillet requirements of Table 9-9 and Figure 9-9 for each product classifica- Class 1-Defect
tion. Class 2-Defect
Class 3-Defect
1 2 3
7 8
5 IPC-001c-9-009
28
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
1
9.2.6.10 ‘‘J’’ Leads Joints formed to leads having a ‘‘J’’ shape at the joint site shall meet the dimen-
(1) Table 11-1 #23
sional and fillet requirements of Table 9-10 and Figure 9-10 for each product classification. Class 1-Defect
Class 2-Defect
Class 3-Defect
1 2 4
6
5
7 IPC-001c-9-010
29
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
9.2.6.11 Butt Joints (Not Permitted for Class 3 Products) Joints formed to leads positioned perpen-
(1) Table 11-1 #23
dicular to a circuit land in a butt configuration shall1 meet the dimensional and solder fillet requirements Class 1-Defect
of Table 9-11 and Figure 9-11 for each product classification. Class 2-Defect
Class 3-Defect
Table 9-11 Dimensional Criteria - Butt Joints (Not Applicable to Class 3)
Feature Dim. Class 1 Class 2
1
Maximum Side Overhang A 25% (W) Note Not permitted
Maximum Toe Overhang B Not permitted Not permitted
Minimum End Joint Width C 75% (W) 75% (W)
2
Minimum Side Joint Length D Note Note2
4
Maximum Fillet Height E Note Note4
Minimum Fillet Height F 0.5 mm [0.0197 in] 0.5 mm (0.0197 in]
Solder Fillet Thickness G Note3 Note3
Lead Thickness T Note2 Note2
2
Lead Width W Note Note2
Note 1. Shall not violate minimum electrical clearance.
Note 2. Unspecified parameter or variable in size as determined by design.
Note 3. Properly wetted fillet shall be evident.
Note 4. Maximum fillet may extend into the bend radius. Solder shall not touch package body.
4
2
1
5
IPC-001c-9-011
30
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
9.2.6.12 Flat Lug Leads Joints formed to the leads of power dissipating components with flat lug lead
(1) Table 11-1 #23
shall1 meet the dimensional requirements of Table 9-12 and Figure 9-12. Class 1-Defect
Class 2-Defect
Class 3-Defect
L
W
T
F
E F
A
G D C
P
M K IPC-001c-9-012
31
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
9.2.6.13 Tall Profile Components Having Bottom Only Terminations Joints formed to the termina-
(1) Table 11-1 #23
tion areas of tall profile components having bottom only terminations shall1 meet the dimensional Class 1-Defect
requirements of Table 9-13 and Figure 9-13. If the height of the component exceeds the thickness of Class 2-Defect
the component, it should not be used in products subject to vibration and/or shock unless an appropri- Class 3-Defect
ate adhesive is used to reinforce the component mounting.
Table 9-13 Dimensional Criteria - Tall Profile Components Having Bottom Only Terminations
Feature Dim. Class 1 Class 2 Class 3
1,4 1,4
Side Overhang A 50% (W); Notes 25% (W); Notes Not permitted; Note4
1,4
End Overhang B Notes Not permitted Not permitted
Minimum End Joint Width C 50% (W) 75% (W) (W)
Minimum Side Joint Length D Note3 50% (L) 75% (L)
Solder Fillet Thickness G Note3 Note3 Note3
2 2
Land Length S Note Note Note2
2 2
Land Width W Note Note Note2
Note 1. Shall not violate minimum electrical clearance.
Note 2. Unspecified parameter or variable in size as determined by design.
Note 3. Properly wetted fillet shall be evident.
Note 4. As a function of the component design, the termination may not extend to the component edge, and the component body may overhang the PWB land
area. The component solderable termination area shall not overhang PWB land area.
IPC-001c-9-013
32
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
9.2.6.14 Inward Formed L-Shaped Ribbon Leads Joints formed to components having Inward
(1) Table 11-1 #23
Formed L-shaped lead terminations shall1 meet the dimensional and solder fillet requirements of Table Class 1-Defect
9-14 and Figure 9-14. Class 2-Defect
Class 3-Defect
Table 9-14 Dimensional Criteria - Inward Formed L-Shaped Ribbon Leads5
Feature Dim. Class 1 Class 2 Class 3
1 1
Maximum Side Overhang A 50% (W) Note 50% (W) Note 25% (W) or 25% (P)
whichever is less; Note1
Maximum Toe Overhang (not shown)5 B Note1 Not Permitted Not Permitted
5
Minimum End Joint Width C 50% (W) 50% (W) 75% (W) or 75% (P),
whichever is less
Minimum Side Joint Length5 D Note3 50% (L) 75% (L)
5
Maximum Fillet Height E (H) + (G); Note4 (H) + (G); Note4 (H) + (G); Note4
Minimum Fillet Height5 F Note3 (G) + 25% (H) or (G) (G) + 25% (H) or (G)
+ 0.5 mm [0.0197 in], + 0.5 mm [0.0197 in],
whichever is less whichever is less
Solder Fillet Thickness G Note3 Note3 Note3
2 2
Lead Height H Note Note Note2
Minimum Land Extension K Note2 Note2 50% (H) or 0.5 mm
[0.0197 in],
whichever is less
Lead Length L Note2 Note2 Note2
2 2
Pad Width P Note Note Note2
Land Length S Note2 Note2 Note2
2 2
Lead Width W Note Note Note2
Note 1. Shall not violate minimum electrical clearance.
Note 2. Unspecified parameter or variable in size as determined by design.
Note 3. Properly wetted fillet shall be evident.
Note 4. Solder shall not contact the component body on the inside of the lead bend.
Note 5. Where a lead has two prongs, the joint to each prong shall meet all the specified requirements.
H E
G
F
D,L
C K
P S
A
IPC-001c-9-014
33
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
9.2.6.15 Surface Mount Area Array Packages With 10.1.1 Application Coating shall5 be applied in a con-
ball grid arrays and column grid arrays, minimal visual tinuous manner to all areas designated for coverage on the
inspection is possible. Where features are not inspectable assembly drawing/documentation.
by visual techniques, the requirements are related to The coating fillets should be kept to a minimum. When
inspection by through transmission or laminography x-ray used, masking materials shall5 have no deleterious effect
with the limitations of the technique employed. When on the printed boards and shall5 be removable without con-
assembly includes this technology, the taminant residue.
(1) Table 11-1 #1b
manufacturer shall 1 document the Class 1-No Reqt
material and process parameters, Class 2-Defect Dimensions of masked areas shall
(5) Table 11-1 #1a
acceptance criteria and verification Class 3-Defect not5 be decreased in length, width, or Class 1-Defect
technique. diameter by more than 0.75 mm Class 2-Defect
[0.0295 in] by application of confor- Class 3-Defect
mal coating.
9.2.7 Terminal Soldering Terminals mounted in accor-
dance with 6.2, and soldered to the printed board in unsup-
10.1.1.1 Adjustable Components The adjustable
ported holes or noninterfacial PTHs should exhibit evi-
portion of adjustable components, as well as electrical and
dence of good wetting to both the
(2) Table 11-1 #21a mechanical mating surfaces such as
terminal flange/shoulder and land or Class 1-Defect (6) Table 11-1 #25a
probe points, screw threads, bearing Class 1-Defect
conductive plane. The soldered con- Class 2-Defect
surfaces (e.g., card guides) shall6 be Class 2-Defect
nection shall2 meet the requirements Class 3-Defect
Class 3-Defect
left uncoated as specified on the
shown in Table 9-15.
assembly drawing(s)/documentation.
Table 9-15 Terminal Soldering Requirements
Criteria Class 1 Class 2 Class 3 10.1.1.2 Conformal Coating on Connectors Mating
A. Circumferential fillet 270° 270° 330° connector surfaces of printed wiring assemblies shall not7
and wetting - solder be coated with conformal coating. The conformal coating
source side
specified on the assembly drawing(s)/
B. Percentage of original 75% 75% 75% (7) Table 11-1 #25a
land area covered with
documentation should, however, pro- Class 1-Defect
wetted solder vide a seal around the perimeter of all Class 2-Defect
connector/board interface areas. Class 3-Defect
10.1 Conformal Coating The material specification (e.g., 10.1.2 Performance Requirements
IPC-CC-830) and supplier’s instructions, as applicable,
10.1.2.1 Thickness The thickness
shall4 be followed. (9) Table 11-1 #25a
of the conformal coating shall9 be as Class 1-Defect
When curing conditions (temperature, time, Infra Red shown in Table 10-1 for the type Class 2-Defect
(I.R.) intensity, etc.) vary from supplier recommended specified (see IPC-2221): Class 3-Defect
instructions, they shall4 be documented and available for Table 10-1 Coating Thickness
review. Type AR Acrylic Resin 0.03-0.13 mm
4
[0.00118 to 0.00512 in]
The material shall be used within the time period speci-
Type ER Epoxy Resin 0.03-0.13 mm
fied (both shelf life and pot life) or [0.00118 to 0.00512 in]
(4) Table 11-1 #1a
used within the time period indicated Class 1-Defect Type UR Urethane Resin 0.03-0.13 mm
by a documented system the manufac- Class 2-Defect [0.00118 to 0.00512 in]
turer (assembler) has established to Class 3-Defect
Type SR Silicone Resin 0.05-0.21 mm
mark and control age-dated material. [0.00197 to 0.00827 in]
Type XY Paraxylylene 0.01-0.05 mm
Resin [0.000394 to 0.00197 in]
34
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
The thickness is measured on a flat, unencumbered, cured 10.2.1 Application Encapsulant material shall 4 be
surface of the printed wiring assembly or a coupon that has applied in a continuous manner to all areas designated for
been processed with the assembly. Coupons may be of the coverage on the assembly drawing/documentation.
same type of material as the printed board or may be of a
When used, masking material shall4
nonporous material such as metal or glass. As an alterna- (4) Table 11-1 #1a
have no deleterious effect on the Class 1-Defect
tive, wet film or viscosity measurement may be used to
printed boards and shall4 be remov- Class 2-Defect
establish the coating thickness provided there is documen- Class 3-Defect
able without contaminant residue.
tation that correlates dry film thickness to the alternate
measurement technique. 10.2.1.1 Encapsulant Free Sur-
(5) Table 11-1 #25a
faces All portions of the assembly
10.1.2.2 Coating Coverage Conformal coating shall : 1 Class 1-Defect
not designated to receive encapsulant Class 2-Defect
a. Be completely cured and homogeneous. material shall5 be free of any encapsu- Class 3-Defect
b. Cover only those areas specified on the assembly lant material.
drawing(s)/documentation.
10.2.2 Performance Requirements The applied encap-
c. Be free of blisters, or breaks that could affect the opera-
sulant shall7 be completely cured, homogeneous, and cover
tions of the assembly or sealing properties of the con-
only those areas specified on the
formal coating. (6) Table 11-1 #25a
assembly drawing(s)/documentation. Class 1-Defect
d. Be free of voids, bubbles, mealing, peeling, wrinkles or The encapsulant shall6 be free of Class 2-Defect
foreign material which expose bubbles, blisters, or breaks that affect Class 3-Defect
(1) Table 11-1 #25a
component conductors, printed Class 1-Defect the printed wiring assembly operation (7) Table 11-1 #25c
wiring conductors, (including Class 2-Defect
or sealing properties of the encapsu- Class 1-No Reqt
ground planes) or other conductors Class 3-Defect Class 2-Proc Ind
lant material. There shall7 be no vis-
and/or violates design electrical Class 3-Defect
ible cracks, crazing, mealing, peeling,
clearance. and/or wrinkles in the encapsulant material.
10.1.3 Rework of Conformal Coating For Class 3, pro- 10.2.3 Rework of Encapsulant Material For Class 3,
cedures which describe the removal procedures which describe the
(2) Requirement
and replacement of conformal coating (8) Requirement
See 1.4 removal and replacement of encapsu- See 1.4
shall2 be documented and available lant material shall8 be documented
for review. and available for review.
10.1.4 Conformal Coating Inspection Visual inspection
10.2.4 Encapsulant Inspection Visual inspection of
of conformal coating may be performed without magnifica- encapsulation may be performed without magnification.
tion. Inspection for conformal coating coverage may be
performed under an ultraviolet (UV) light source when 11 PRODUCT ASSURANCE
using conformal coating material containing a UV tracer.
Magnification from 1.75X to 4X may be used for referee 11.1 Hardware Defects Requiring Disposition Hard-
purposes. ware defects that require disposition are annotated through-
out the standard and are summarized in Table 11-1. For
10.2 Encapsulation The material specification and sup- Class 3, a defect shall not9 be re-
(9) Requirement
plier’s instructions, as applicable, shall3 be followed. worked before it is documented per See 1.4
The material shall3 be used within the time period speci- 12.1.
fied (both shelf life and pot life) or
(3) Table 11-1 #1a
used within the time period indicated Class 1-Defect
by a documented system the manufac- Class 2-Defect
turer has established to mark and con- Class 3-Defect
trol age-dated material.
35
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
Table 11-1 Summary of Hardware Defects and Process Indicators (See 1.4)
Hardware Condition
Item ‘‘A’’ = Acceptable, ‘‘P’’ = Process Indicator, Class Class Class
No. ‘‘D’’ = Defect, ‘‘N’’ - No Requirement Specified Reference 1 2 3
1 Nonconforming Materials or Processes
1a Hardware found to be manufactured with nonconforming 1.4.2 5.4.2 8.3.5 D D D
materials or processes. Applies to all classes. 3.5 6.1 8.3.6
3.6 6.1.2 8.3.7
3.6.5 6.1.2.2 8.3.8
3.7 6.1.2.4 8.3.9
4 6.1.3 9.2
4.1 6.4.1 9.2.2
4.2 7.1.1 9.2.6.3
4.3 7.1.2 10.1
4.4 7.1.8 10.1.1
4.6 7.2.1 10.2
5.2 7.2.3 10.2.1
5.2.1 7.3.2 13.2.1
5.4
1b Hardware found to be manufactured with nonconforming materials or processes. 3.4 N D D
Applies to classes 2 and 3 only. 3.6.2
5.3
6.1.3.1
6.2.4
6.2.5
6.3.5
7.22
9.2.6.15
1c Hardware found to be manufactured with nonconforming materials or 1.5 6.5.3 N N D
processes. Applies to class 3 only. 3.6.4 7.1.3
4.2 7.1.5
4.7 7.1.6
6.1.2.6 7.3.1
6.2 7.3.2.1
6.3.5 7.4
6.4.3 8
6.4.4
2 Terminals modified to accept oversize conductors. 5.1 N D D
3 Gold not removed as required. 5.4.1 N P D
4 Components, Leads and Wires
4a Lead nicks or damage to components beyond the allowance. 6.1.1 D D D
6.1.2.1
6.1.2.2
6.1.2.4
6.1.2.5b
9.2.1.2
4b Lead bend does not meet distance/radius requirement. 6.1.2.4 A P D
6.5.1
5 Insulation and Wire Damage
5a Charred insulation or damage to wire in excess of that allowed. 6.1.3 D D D
Table 6-1
5b Birdcaging exceeds allowance. 6.1.3 A P D
6.3.5
6 Mounted parts and components that obstruct PTHs. 6.1.4 A P D
7 Adhesive
7a Adhesive material that precludes formation of an acceptable solder connection. 6.1.6 D D D
7b Adhesive material visible in SMT termination area. 6.1.6 A P D
8 Terminal has discontinuities. 6.2.1 D D D
6.2.2
36
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
Hardware Condition
Item ‘‘A’’ = Acceptable, ‘‘P’’ = Process Indicator, Class Class Class
No. ‘‘D’’ = Defect, ‘‘N’’ - No Requirement Specified Reference 1 2 3
9 Violation of minimum electrical clearance. This condition includes 6.1.2.5a,c 6.4.2.1 D D D
potential movement of conductors (including conductive part 6.1.5 6.5.2
bodies, leads, wires, insulation clearance, etc.) solder balls, 6.2.3 6.5.2.1
excessive solder, and bridging. 6.3.1.1 8.3.1
6.3.1.6 9.2.5.2.1
6.3.1.7 9.2.6.1
10 Insulation covered with solder. 6.3.1.1a A P D
11 Service loops that do not conform to the requirements. 6.3.1.2 A P D
12 No stress relief.
12a No stress relief on component leads connected to terminals. 6.3.1.3 D D D
12b No stress relief on continuous run wires. 6.3.1.5 D D D
12c No stress relief on wires connected to terminals. 6.3.1.3 A P D
13 Sleeving fits incorrectly. 6.3.1.6 A D D
14 Orientation, dress, fill or termination of wire/lead does not conform 6.3.1.4 6.3.2.2 A P D
to requirements. 6.3.1.5 6.3.2.3
6.3.2.1 6.3.3
6.3.2.1.1 6.3.4
15 Lead Clinches
15a Prohibited lead types/material are clinched. 6.5.2 D D D
15b Leads in unsupported holes not clinched when required. 6.5.2.1 N N D
16 Lead Protrusion
16a Lead protrusion that does not conform to the requirements. 6.5.2 N P D
9.2.5.2.1
16b Unsupported hole lead protrusion that does not conform to the requirements. 6.5.2.1 D D D
17 Failure to comply with the cleanliness requirements. 8.3.1 D D D
8.3.2.2
18 Violation of the assembly drawing requirements. 9.2 D D D
19 Damage to printed wiring assembly in excess of that allowed. 9.2.1.1 D D D
9.2.3
20 Solder connection that does not conform to the requirements. 9.2.4 D D D
9.2.4.2
21 Terminal Connections
21a Terminal solder fillet and wetting that does not conform to the requirements. 9.2.4 D D D
9.2.4.2
9.2.4.4
9.2.4.4.2c
9.2.7
21b Terminal solder connection that does not conform to the requirements. 9.2.4.4.1 N P D
9.2.4.4.2a
9.2.4.4.2d
9.2.4.4.2e
21c Cup terminal solder fill that does not conform to the requirements. 9.2.4.4.2b N D D
22 Through-Hole Connections
22a Through-hole solder connection does not conform to the requirements. 9.2.4 D D D
9.2.4.2
9.2.5.1
9.2.5.2.3
22b Clinched lead solder connection does not meet the requirements. 9.2.5.2.2 N N D
37
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
Hardware Condition
Item ‘‘A’’ = Acceptable, ‘‘P’’ = Process Indicator, Class Class Class
No. ‘‘D’’ = Defect, ‘‘N’’ - No Requirement Specified Reference 1 2 3
23 Surface mount connection does not conform to the requirements. 9.2.6 9.2.6.9 D D D
9.2.6.4 9.1.6.10
9.2.6.5 9.2.6.11
9.2.6.6 9.2.6.12
9.2.6.7 9.2.6.13
9.2.6.8 9.2.6.14
24 Mating surface(s) of connectors that do not conform to the requirements. 9.2.8 D D D
25 Conformal Coating and Encapsulation
25a Conformal coating or encapsulation that does not conform to the requirements. 10.1.1.1 D D D
10.1.1.2
10.1.2.1
10.1.2.2
10.2.1.1
10.2.2
25b Conformal coating on brackets. 10.1.1.3 N P D
25c Encapsulation cracking, crazing, mealing, peeling or wrinkling. 10.2.2 N P D
26 Wires used at a potential of 6kV or greater do not meet requirements. 13.2.3 D D D
38
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
11.2 Inspection Methodology other user-approved system may be used as guidelines for
implementing process control. The use of ‘‘statistical pro-
11.2.1 Process Verification Inspection For Class 3, cess control’’ is encouraged but not mandatory (see 1.5).
process verification inspection shall1 consist of the follow-
ing: When a statistical process control system process is used,
it shall5 include the following elements as a minimum:
a. Surveillance of the operation to determine that prac-
tices, methods, procedures and a written inspection plan a. Training shall5 be provided to personnel with assigned
are being properly applied. responsibilities in the development, implementation,
(1) Requirement
b. Inspection to measure the quality See 1.4
and utilization of process control and statistical meth-
of the product. ods that are commensurate with their responsibilities.
b. Quantitative methodologies and evidence shall5 be
11.2.2 Visual Inspection After soldering, the assembly maintained to demonstrate that the process is capable
shall2 be evaluated in accordance with the established pro- and in control. Improvement strategies shall5 define
cess control plan (see 11.3) or by 100% visual inspection initial process control limits and methodologies leading
(see 9.1). If the presence of a defect cannot be determined to a reduction in the occurrence of process indicators in
at the inspection power, the item is acceptable. The referee order to achieve continuous process improvement.
magnification power is intended for use only after a defect c. Criteria for switching to sample based inspection shall5
has been determined but is not com- be defined. When processes exceed control limits, or
(2) Requirement
pletely identifiable at the inspection See 1.4 demonstrate an adverse trend or run, the criteria for
power. reversion to higher levels of inspection (up to 100%)
shall5 also be defined.
11.2.2.1 Magnification Aids and Lighting Magnification
d. When defect(s) are identified in the lot sample, and the
aids shall3 be in accordance with Table 11-2 and commen-
number exceeds the limit allowed by the sampling plan,
surate with the size of the device being inspected. The tol-
the entire lot shall5 be 100% inspected for the occur-
erance for magnification aids is ± 15% of the selected mag-
rence(s) of the defect(s).
nification power. Magnification aids should be maintained
and calibrated as appropriate (see IPC- e. A system shall5 be in place to initiate corrective action
(3) Requirement for the occurrence of process indicators, out-of-control
OI-645). Supplemental lighting may See 1.4
be necessary to assist in visual assess- process(es), and/or discrepant assemblies.
ment. f. A documented audit plan shall5 be defined to monitor
Table 11-2 Magnification Aid Applications
process characteristics and/or output at a prescribed fre-
quency.
Land Widths or
Land Diameters Inspection Referee g. Objective evidence of process control may be in the
Magnification Power form of control charts or other tools and techniques of
≥ 1.0 mm [0.0394 in] 1.75X 4X statistical process control derived from application of
0.5 to 1.0 mm 4X 10X process parameter and/or product
(5) Requirement
[0.0197 to 0.0394 in] parameter data (see IPC-HDBK- See 1.4
0.25 to 0.5 mm 10X 20X 001).
[0.00984 to 0.0197 in]
< 0.25 mm 20X 40X 11.3.1 Defect and Process Indicator Reduction Con-
[0.00984 in]
tinuous process improvement techniques shall6 be imple-
mented to reduce the occurrence of defects and process
11.2.3 Sampling Inspection Use of sample-based
indicators. When processes vary beyond established pro-
inspection shall4 be done only as part
of a documented process control sys-
(4) Requirement cess control limits, corrective action shall6 be taken to pre-
See 1.4
tem per 11.3. vent recurrence.
39
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
12 REWORK AND REPAIR ing of internal electronic elements and the soldering of the
internal connections of transformers, motors, and similar
12.1 Rework of Unsatisfactory Solder Connections
devices. Unless a user has a specific need for the controls
Rework for Classes 1 or 2 should be documented.
provided by this standard, it should not be imposed relative
For Class 3: to the manufacture of the internal elements of these
a. A hardware defect per Table 11-1 shall not 1 be devices. The external interconnect
(5) Table 11-1 #1a
reworked until the discrepancy has been documented. points (i.e., terminals, pins, etc.) shall5 Class 1-Defect
meet the solderability requirements of Class 2-Defect
b. The documentation shall1 be used to provide an indica- Class 3-Defect
this document, less steam aging.
tion as to possible causes and to determine if corrective
action is required. 13.2.2 High Frequency Applications High frequency
c. When rework is performed, each applications (i.e., radio wave and microwaves) may require
(1) Requirement
reworked and/or reflowed connec- See 1.4 part clearances, mounting systems, and assembly designs
tion shall1 be inspected to the which vary from the requirements stated herein. When high
requirements of 9.2.4. frequency design requirements prevent compliance with
the design and part mounting requirements contained
12.2 Repair A hardware defect per Table 11-1 shall not2 herein, manufacturers may use alternative designs.
be repaired until the discrepancy has been documented.
The repair method shall2 be deter- 13.2.3 High Voltage Applications High power appli-
(2) Requirement
mined by agreement between the cations such as high voltage power supplies may require
See 1.4
manufacturer and the user. part clearances, mounting systems, and assembly designs
which vary from the requirements stated herein. For
12.3 Post Rework/Repair Cleaning After rework or example, wires used at a potential of 6kV or greater there
repair for Class 3, assemblies shall3 shall6 be no broken strands nor any birdcaging beyond the
(3) Requirement
be cleaned as necessary by a process insulation outside diameter. When
See 1.4 (6) Table 11-1 #26
meeting the requirements of 8.3. such design requirements prevent Class 1-Defect
compliance with the design and part Class 2-Defect
13 MISCELLANEOUS REQUIREMENTS mounting requirements contained Class 3-Defect
herein, manufacturers may use alter-
13.1 Health and Safety The use of some materials refer- native designs.
enced in this standard may be hazardous. To provide for
personnel safety, areas, equipment and procedures shall4 13.3 Guidance on Requirement Flowdown Manufactur-
meet the applicable local and Federal ers are responsible for delivering fully compliant hardware
(4) Requirement per the requirements of this standard and the applicable
Occupational, Safety and Health See 1.4
Regulations. assembly drawing(s)/documentation. Where a part is
adequately defined by a basic part specification, then the
13.2 Special Manufacturing Requirements requirements of this standard should be imposed on the
manufacture of that part only when absolutely necessary to
13.2.1 Manufacture of Devices Incorporating Magnetic meet end-item requirements. When it is unclear where
Windings This standard is very limited in its applicability flowdown should stop, it is the responsibility of the manu-
to the manufacturing processes associated with the mount- facturer to work with the user to make that determination.
40
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
Appendix A
Guidelines for Soldering Tools and Equipment
The following guidelines for tools and equipment selection ing use. The heat source is not to cause damage to the
and use have been found through industry practice to be printed board or components.
effective in meeting the requirements of this standard (see
3.7). A-3 HEATED SOLDERING TOOL HOLDERS
Soldering tool holders are to be of a type appropriate for
A-1 ABRASIVES
the soldering tool used. The holder should leave the solder-
Knives, emery cloth, sandpaper, sandblasting, braid, steel ing tool heating element and tip unsupported without
wool, and other abrasives are not to be used on surfaces to applying excessive physical stress or heat sinking and is to
be soldered. protect personnel from burns.
41
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
The heat source is not to cause damage (see Table 11-1 #4a they will not cause board, part or component degradation
and #19) to the printed board or components, or contami- or ESD damage to components.
nate the solder when direct contact is made between the
heat source and metals to be joined. A-9 MACHINE MAINTENANCE
Soldering equipment should be utilized in accordance with Machines related to the soldering process are to be main-
a documented process that is available for user review. tained to assure capability and efficiency commensurate
with design parameters established by the original equip-
A-8.1 Carriers Devices used for the transport of printed ment manufacturer. Maintenance procedures and schedules
boards through preheat, soldering, and cooling stages should be documented in order to provide reproducible
should be of such material, design, and configuration that processing.
42
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
Appendix B
Material and Process Compatibility Testing
43
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
B-5.1 Sample Size A minimum of 10 vehicles shall be Note: The minimum values used should be from one spe-
tested for each material/process combination. This sample cific test pattern design. If multiple test pattern designs are
size was calculated by setting a ‘‘consumers risk’’ at 10 used on a test vehicle, each set of data must meet the
(confidence of 90). A complete explanation of how this requirements.
sample size was determined can be found in IPC-TR-467.
It is recommended that additional unprocessed vehicles be B-6.2 Visual Requirements All biased sites shall have
tested as controls. the components removed without application of chemicals
or heat, preferably by cutting of leads. All areas shall be
B-5.2 SIR Test Conditions inspected at 10X - 30X for corrosion and dendritic forma-
tion. Backlighting should be used to inspect for dendritic
B-5.2.1 Noncondensing Service Environment Test formation.
vehicles shall be tested in accordance with IPC-TM-650,
Method 2.6.3.3. There shall be no evidence of corrosion. Dendritic forma-
tion shall not bridge more than 20% of the distance
B-5.2.2 Condensing Service Environment All test between conductors. Conformally coated PWAs shall
vehicles shall be exposed to the conditions noted in IPC- exhibit no evidence of reversion, cracking or mealing.
TM-650, Method 2.6.3, Class 3. Measurements shall be
B-7 REPORTING
taken at the upper temperature and humidity level of every
third cycle (starting with the third cycle). The test report shall include the following information:
• Substrate information: laminate type, solder resist, final
Note: This is a condensing environment. Test assemblies
finish (SMOBC/HASL, reflow, OSP, etc.), and final
exposed to this environment shall be conformally coated
cleaning.
using the same coating material/application processes used
in ‘‘delivered’’ hardware. • Assembly information: manufacturing process, equip-
ment, and materials.
B-6 ACCEPTANCE CRITERIA • Conformal coating if used.
• Test vehicle description (e.g., P/N, type of assembly,
B-6.1 Convert the minimum SIR value from each test
components used).
vehicle to log10. The average of these log values less 3
standard deviations (of log values) shall be at least 8.0 • SIR test environment and results.
(1E8 Ohm). • Results of post SIR test visual inspection.
44
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
March 2000 IPC/EIA J-STD-001C
Index
45
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
IPC/EIA J-STD-001C March 2000
46
COPYRIGHT 2000 Institute for Interconnecting & Packaging Electronic Circuits
Information Handling Services, 2000
Number
2.3.25
ASSOCIATION CONNECTING Subject
ELECTRONICS INDUSTRIES
Detection and Measurement of Ionizable Surface
2215 Sanders Road Contaminants
Northbrook, IL 60062-6135
Date Revision
8/97 B
IPC-TM-650 Originating Task Group
TEST METHODS MANUAL Ionic Conductivity TG (5-32a)
1.1 Purpose These tests are designed to indicate the pres- 2.1 See 7.1 References
ence and amounts of ionic surface soils on a printed board
and printed board assemblies, or components and that are 3.0 Test Specimen Any printed wiring board or assembly
soluble in the test solution. Bulk ionic cleanliness testing may of sufficient area to provide enough solvent sample to deter-
be accomplished by three methods: 1) Dynamic extraction mine its resistivity.
method; 2) Static extraction method; 3) Resistivity of Solvent
Extract (ROSE) method. 4.0 Resistance of Solvent Extract Method
1.2 Restrictions Measurements of ionic conductivities do 4.1 Description The original Resistance of Solvent Extract
not differentiate between different ionic species. They simply (ROSE) method utilized the manual extraction of ionic material
measure conductivities (or resistivities) which can be related to from a sample surface. This consisted of flushing the surface
amounts of ionic materials present in solution. There is no
with a stream of 2-propanol/water mixture and carefully
identification of the contribution to the total conductivity read-
catching all of the drippings before measuring the resistivity of
ings of any individual ionic species which may be present in
the composite sample.
the solution. For simplicity, amounts of ionic materials in solu-
tion can be expressed by a conductivity factor which is
4.2 Test Equipment and Chemicals
equivalent to the measurement conductivity contributed by a
known amount of a standard strongly ionized salt such as
4.2.1 Miscellaneous laboratory ware (e.g., beakers, funnels,
sodium chloride (NaCl). Ionic residues are therefore usually
storage bottles and graduated cylinders). This plastic ware
expressed as equivalents of sodium chloride in micrograms
per unit surface area of the sample. This does not imply that can be high density polyethylene, polmethylpentene (polypen-
the contamination is NaCl but, rather, it exhibits a conductiv- tene) or equivalent. Glassware cannot be used because it has
ity function which is equivalent to that of the expressed been shown to contribute ionic contamination in a short time
amount of sodium chloride if it were in solution instead of the with this solvent/water solution.
ionic soil.
4.2.2 Conductivity Bridge and liquid conductivity cell appa-
These tests will not measure any surface ionic materials which ratus capable of measuring specific resistances within a range
are not brought into solution because of insolubility, physical
covering at least 100Kohm-cm to 20 Mohm-cm.
entrapment or inadequate exposure to the extracting solvent.
Additionally, non-ionic components of the soil will not be mea-
4.2.3 Deionizing Column Barnstead HN Ultrapure Mixed
sured.
Bed or equivalent. NOTE: Some of these columns are color
dyed. This dye will interfere with test results. Make certain that
1.3 Application Correlation between test equipment must
the column used has no dye.
be established or required for comparison purposes. These
methods are applicable as quality control tools in evaluating
4.2.4 Wash solution composed of 75% v/v 2-propanol/
the effective parameters of the materials used and the clean-
ing process in terms of how they affect the final cleanliness of water or 50% v/v 2-propanol/water. This wash solution must
the board or assembly. As process control tools, they can be be deionized to a resistance equal to or greater than 6 X 106
used to inspect printed wiring boards or printed board assem- ohms-cm (conductivity less than 0.166 microsiemens/cm) If
blies and determine if they conform to the cleanliness level stored, this wash solution must be freshly deionized prior to
requirements of the user’s performance specification. In pro- use. Typical resistivity of 25 X 106 ohm-cm (conductivity of
cess development, these procedures can be used to evaluate 0.04 microsiemens/cm) can be achieved and is preferred to
flux cleanability, solvent efficiency and optimization of process reduce the deadband zone.
parameters.
Material in this Test Methods Manual was voluntarily established by Technical Committees of the IPC. This material is advisory only
and its use or adaptation is entirely voluntary. IPC disclaims all liability of any kind as to the use, application, or adaptation of this Page 1 of 4
material. Users are also wholly responsible for protecting themselves against all claims or liabilities for patent infringement.
Equipment referenced is for the convenience of the user and does not imply endorsement by the IPC.
Revision
B
4.3 Calibration of Bridge This is essential in the ROSE If a multi-range meter is used the curve should not be
method because there can be no correlation between extended beyond the maximum reading of the meter for that
resistivity/conductivity readings and NaCl equivalents without range, unless linearity is proven by additional points obtained
calibration. All future specification requirements are to be by adding more standard salt solution. The nomogram will
stated in maximum micrograms/cm2 NaCl equivalents. never cross the zero point of resistance/conductivity.
4.3.1 Prepare a standard NaCl solution from a weight of 4.4 Test Procedure
reagent grade NaCl salt dissolved in deionized water to pro-
duce a final diluted concentration of 0.06 grams/liter NaCl (5 4.4.1 Carefully preclean all plastic ware with deionized water
ml equals 300 micrograms NaCl). followed by a final rinse with the 2-propanol test solution.
NOTE: The 75% v/v or 50% v/v 2-propanol solution must be 4.4.3 Suspend the test specimen within a convenient sized
used in this calibration. Water cannot be used since it is not funnel positioned over a graduated cylinder. Care must be
the test solution used in the procedure. The test solution used taken not to handle the sample or any of the appliances used
in this calibration can be recleaned by passing through the DI to hold the sample with bare hands.
column until the required resistivity/conductivity is obtained.
4.4.4 Direct a fine stream of freshly-deionized test solution
4.3.3 From a 50 ml burette, add to the liter of test solution, on both sides of the specimen, covering all board and com-
5 ml of the standard 0.06 grams/liter NaCl solution. Stir and ponent surfaces. Continue this process, slowly collecting all
measure resistance/conductivity. the runoff in the graduated cylinder until a volume of the
2-propanol/water mixture has been collected. Use 10ml/650
4.3.4 From a 50 ml burette, add to the liter of test solution, cm2 (10ml/in2) of board area. The volume collected is not
critical, but the total volume must be exactly recorded. A vol-
20 additional ml of the standard 0.06 grams/liter NaCl solu-
ume correction is made in the calculation.
tion, for a total of 25 ml. Stir and measure resistance/
conductivity.
4.4.5 Pour the final measured volume into a polypentene
beaker, stir and measure the resistivity/conductivity with the
4.3.5 From a 50 ml burette, add to the liter of test solution,
bridge probe.
25 additional ml of the standard 0.06 grams/liter NaCl solu-
tion, for a total of 50 ml. Stir and measure resistance/
4.4.6 The resistivity/conductivity readings can be used to
conductivity.
convert the micrograms of NaCl equivalents as follows:
1. Locate where the resistivity or conductivity, intersects the
4.3.6 Plot a three point nomogram Resistance/Conductivity
calibration curve on the X-axis
vs Micrograms NaCl/liter.
2. Extend a vertical line from the point of intersection to the
x-axis. Read and record micrograms/liter NaCl (M).
3. Multiply the concentration in micrograms/liter NaCl by the
total liters of test solution used (V). This result indicates
the total micrograms of NaCl equivalents removed from
the printed wiring board (T).
4. Divide the micrograms of NaCl equivalents by the area of
the printed wiring board or assembly (A). This yields the
micrograms of NaCl equivalents per square centimeters
or square inch.
Page 2 of 4
Revision
B
SAMPLE CALCULATION: achieved, the test specimen is immersed into the sample
tank. Care must be taken not to handle the sample or any of
M X V = T; T/A = micrograms NaCl/sq cm
the appliances used to insert it into the tank. Finger dirt con-
tains ionic soils which may contribute to spurious readings.
5.0 Dynamic Extraction Method
During the course of the measurement, the conductivity will
5.1 Description In the dynamic method, a purified alcohol/ rise from the initial baseline level and then gradually return.
water mixture is circulated into and out of a test tank cham- When it has returned to the baseline level, no additional ionic
ber containing the sample being tested. The mixture exiting material can be removed and the measurement is complete.
the test tank is passed through a conductivity cell which mea-
sures the conductivity continuously. These conductivity values 5.4 Interpretation of Test Data The number obtained
are integrated over the time of the extraction. The mixture is from this type of measurement indicates the total amount of
then pumped through a resin deionization column before it is ionic material extracted from the entire sample in terms of
recirculated back into the test tank. As ionic materials are equivalent amounts of sodium chloride (assuming the calibra-
extracted from the samples and then pumped out of the cell, tion was done with sodium chloride). This should be divided
the conductivity of the solution will change dynamically until all by the total surface area of the sample from which the ions
of the extractable ionic material has been removed. were extracted to determine the surface ionic density of the
original sample. For circuit board assemblies, it is common
5.2 Test Equipment A dynamic conductivity measurement practice to use the total area of both sided of the printed
system including a test tank, a temperature compensated board plus the total area of the components on the board.
conductivity cell, ion exchange columns and a metering pump
The actual surface ionic density is most commonly calculated
connected together in a recirculating loop as described in 5.1.
by programming this area into the instrument’s microproces-
The conductivity readings are integrated over the time of the
sor system. The total ionic amount will then be automatically
measurement by electronic integration. The equipment may
divided by the area to indicate surface ionic density in terms
have the capability of heating the alcohol/water mixture to
of micrograms of sodium chloride per unit of surface are:
accelerate extraction of ionic soils from poorly accessible
places such as under surface mounted components. µg./cm2eq.NaCl or µg./in2eq.NaCl
5.3.1 Solvent Systems Industry has established two differ- 6.1 Description In the static extraction method, a mea-
ent standard test solutions that are used worldwide: sured volume of freshly deionized alcohol/water mixture is
introduced into the test tank and its resistivity (or conductivity)
75% v/v 2-propanol/water
measured continuously while the alcohol/water mixture is agi-
50% v/v 2-propanol/water
tated. The board or assembly is then introduced into the sol-
Select the solution required by your specification (e.g., J-STD, vent mixture to extract any soluble ionic surface contamination
engineering drawing specifications, contract documentation, into solution. The resistivity (or conductivity) is monitored con-
etc.). tinuously until no further change with time is observed. This
indicates complete removal of all of the available ionic soil.
5.3.2 Calibration Once the fluid in the system has estab- Since all of the ionic material is accumulated in a fixed (or
lished a stable level of conductivity, a precise quantity of a static) amount of the extracting solvent mixture, the final read-
sodium chloride calibration solution is injected into the test ing is indicative of the total soluble ionic material extracted
solution in the test tank. This is done according to the verifi- from the sample.
cation of calibration instructions provided by the manufacturer
After the test is completed the solvent mixture is passed
of the equipment manufacturer of the equipment being used.
through ion exchange columns to remove ionic materials and
regenerate the alcohol/water solvent mixture to its original
5.3.3 Testing Once the system has been calibrated or veri-
high resistivity level for further tests.
fied in accordance with 5.3.2 and a stable baseline has been
Page 3 of 4
Revision
B
6.2 Test Equipment A static conductivity measurement The test can be terminated when there is no further change,
systems including a test tank, a temperature-compensated in time, of the resistivity or conductivity functions. This can be
conductivity cell and monitor, means for solution agitation and established electronically in most commercially available
a means for removing, deionizing and re-introducing the sol- equipment. The initial and final values together with the vol-
vent mixture into the test tank before a new test is started. ume of the solvent mixture in the test tank, and sample sur-
The equipment may also have the capability of heating the face area are used by the system to calculate the ionic levels
alcohol/water mixture to accelerate and improve the efficiency which were present on the sample surface prior to the test.
of extraction of ionic solid from poorly accessible regions,
such as under surface-mounted components. 6.3.3 Refer to the manufacturer’s equipment manual for
optimal operation.
6.3 Solvent Systems See 5.3.1.
6.4 Treatment of Test Data See 5.4.1.
6.3.1 Calibration A precise quantity of sodium chloride
calibration solution is injected into a designated volume of the 7.0 Notes
test solvent mixture in the sample measurement cell. This is
done according to the calibration or verification instructions 7.1 References Contact EMPF for copies of a report
provided by the manufacturer of the equipment being used. detailing comparative studies of cleanliness testing equip-
ment.
6.3.2 Testing Once the system has been calibrated or veri-
EMPF
fied in accordance with 6.3.1, the sample tank is filled as
714 N. Senate Ave.
directed by the procedures of the equipment manufacturer
Indianapolis, IN 46202-3112
and the test specimen is immersed in the tank. The minimum
317-655-3673
starting resistivity for this type of equipment is machine
dependent. Ensure that the starting resistivity is below the Methods of Measurement of Ionic
‘‘dead band zone’’ for equipment as defined in EMPF report Surface Contamination
RR0013. Care must be taken not to handle the sample or any by Jack Brous
of the appliances used to insert it into the tank. Finger dirt Available from Alpha Metals
contains ionic solid which may contribute to spurious reading.
Evaluation of Post-Solder Flux Removal
During the course of the measurement, the resistivity will fall by Jack Brous
continually as ionic material is extracted into solution. If con- Published in Welding Journal Research
ductivity is being monitored, it will be initially be very low, ris- Supplement, December, 1975
ing continually as ionic material is dissolved from the sample.
Page 4 of 4
1.0 Scope To quantify the residual rosin left from solder Once the extraction unit is assembled, weigh a cotton cellu-
paste and/or wave soldering flux after the reflow and cleaning lose thimble on an analytical balance to the forth decimal
process. place. Record the weight.
2.0 Applicable Documents Remove the top of the solder paste jar and use a spatula to
stir the solder paste. Scoop about 25 grams of fresh solder
IPC-TR-580 Cleaning and Cleanliness Test Program Phase 1
paste and put it into the thimble. Immediately weigh the
Results
thimble and paste together to the fourth decimal place.
3.0 Test Specimen A printed circuit board assembly which Record that weight.
has been cleaned after soldering. Carefully remove the round bottomed flask and the Soxhelt
4.0 Apparatus extraction tube from the condenser. Place the thimble con-
taining the paste into the Soxhlet extraction tube and set it
a) Ultraviolet spectrophotometer
aside. Pour about 300 ml of TEST SOLUTION into the round
b) Balance capable of measuring 0.0001 grams bottomed flask. This amount is not critical. Reassemble the
c) Balance capable of measuring 500 grams Soxhlet extraction tube and the round bottomed flask back
together with the condenser and mantle.
d) 100 ml volumetric flasks (5)
Turn on the water supply to a slow but steady flow. Turn on
e) 250 ml volumetric flask
the power to the mantle and gradually heat the TEST SOLU-
f) 1000 ml volumetric flask TION to a boil. As the solvent boils, vapors will condense in
the coil and start dripping into the cellulose thimble containing
g) Squeeze bottle
the paste. As the condensate fills the Soxhlet tube, it will even-
h) Soxhlet Extraction Tube tually fill to a point that a siphon will drain the condensate back
i) 500 ml round bottomed flask down into the round bottom flask. Continued filling and drain-
ing of the Soxhlet tube will wash away the flux residues and
j) Friedrich condenser leave only the solder in the thimble.
k) Heating Mantle capable of heating a 500 ml flask
Allow the condensate to flush for two hours. At the end of the
l) 250 ml Erlenmeyer flask two hours, disconnect the soxhlet and round bottom flask
from the condenser. If TEST SOLUTION is not covering the
Materials:
paste already, add some so that the paste is covered by at
a) TEST SOLUTION—HPLC TEST SOLUTION with 1.0% v/v least two inches. Using a long object such as a spatula, stir
phosphoric acid and 0.1% v/v water added. the solder paste to release any remaining trapped flux. Reas-
b) Solder paste to be used on assembly line semble the tube and flask back together and let the solvent
boil for another two hours.
c) GLAD-LOCK recloseable freezer bags (7 inch x 8 inch x
2.7 mil) After four hours of boiling, disconnect the Soxhlet and round
bottomed flask from the condenser and turn off the water.
5.0 Procedure Pick the thimble up and let the TEST SOLUTION drain back
into the Soxhlet tube. Set the thimble on a paper towel to air
5.1 Preparing the Standards First, analyze the compo-
dry for about one hour then place it in an oven at 150°F for
nents of the solder paste. To do this assemble a Soxhlet
two hours. Remove the thimble from the oven and let it cool
extraction apparatus. Set the round bottomed flask in the
to room temperature. Weigh the thimble and dry solder
heating mantle and plug the mantle into a power regulator so
together to four decimal places and record the weight.
that the temperature can be controlled. DO NOT TURN THE
POWER ON AT THIS TIME. Hook the inlet of the condenser Pour the TEST SOLUTION that is in the Soxhlet tube into the
to a water supply, and the outlet to a drain. round bottomed flask with the rest of the solvent. Place the
Material in this Test Methods Manual was voluntarily established by Technical Committees of IPC. This material is advisory only
and its use or adaptation is entirely voluntary. IPC disclaims all liability of any kind as to the use, application, or adaptation of this Page 1 of 6
material. Users are also wholly responsible for protecting themselves against all claims or liabilities for patent infringement.
Equipment referenced is for the convenience of the user and does not imply endorsement by IPC.
Revision
round bottomed flask in the mantle and bring the solvent back Put the thimble into the Soxhlet tube and assemble the
to a boil. Let the TEST SOLUTION evaporate until the volume extraction unit as described earlier. Turn on the water to the
is around 50 to 100 ml then remove it from the mantle. Weigh condenser and the power to the mantle. Gradually bring the
a 250 ml erlenmeyer flask to at least 2 decimal places and solvent to a boil.
record the weight. Pour the solvent from the round bottomed
As done previously, let the paste flux for two hours then stir it
flask two times to make sure all of the residue is in the erlen-
with a spatula. Flux for another two hours. When flushing is
meyer.
complete, lift the thimble up and let the TEST SOLUTION drip
Set the erlenmeyer on a hot plate and evaporate the solvent back into the Soxhlet tube. Set the thimble on a paper towel
dry. The flask will probably not go completely dry, but it will and let it air dry for one hour. Place the thimble in an oven at
reduce to a thick, viscous looking solvent. Remove the flask 150°F for two hours. Remove the thimble from the oven and
from the heat and let it cool. When the flask is at room tem- let it cool to room temperature. Weigh the thimble and paste
perature, weigh the flask and residue together and record the together to the fourth decimal place and record the weight.
weight.
Pour the solvent remaining in the Soxhelt tube into the round
Repeat this testing at least four times to get an average of bottom flask and let it boil down to about 100 ml. Remove the
each weight. flask from the heat. Weigh a 500 ml volumetric flask to the
second decimal place and record the weight. Pour the TEST
**CAUTION: SOLDER IS A HAZARDOUS MATERIAL.
SOLUTION from the round bottomed flask into the volumetric.
DISPOSE OF SOLDER AND SOLDER PASTE
Rinse the round bottomed flask with TEST SOLUTION at least
PROPERLY.
twice to be sure all of the residue is in the volumetric. Rinse
5.1.1 Standards Calculations: the inside of the volumetric down and continue to add TEST
SOLUTION until the flask is about half full. Weigh the flask and
(Thimble + wet paste wt.) – thimble wt. = wet paste wt.
the solvent together to the second decimal place and record
(Thimble + dry solder wt.) – thimble wt. = dry solder wt. the weight. Cap the flask and mix thoroughly.
(Flask + residue wt.) – flask wt. = residue wt.
5.2.1 Calculations
100 x dry solder wt. = % metal
(thimble + paste wt. ) – thimble wt. = paste wt.
wet paste wt.
Example: 32.8293 – 4.2686 = 28.5607
100 x residue wt. = % residue
wet paste wt. (thimble + dry solder wt.) – thimble wt. = metal wt.
all % residues x average % residue paste wt. – metal wt. = flux wt.
number of times run
Example: 28.5607 – 25.3374 = 3.2233
*Note: All % metals run and the amount listed in technical
(volumetric flask + solvent wt.) – volumetric wt. = solvent wt.
data sheets should be within 2% of each other. All % rosins
run and the amount listed in technical data sheets should be Example: 175.22 = 199.96
within 1% of each other.
flux wt. x average % residue = wt of residue in flask
5.2 Standards: Making the Stock Solution Once the sol- Example: 3.2233 X 0.55 = 1.77
der paste components have been verified, standards can be
made. residue wt. = % residue in stock solution
solvent wt.
Weigh a cotton cellulose thimble to the fourth decimal place
and record the weight. Add about 25 grams of fresh solder Example:
paste to the thimble and weigh it immediately. Record the 1.77 = 0.00885 grams or 0.885%
weight. 199.96
Page 2 of 6
Revision
5.3 Making the Standards from the Stock Solution 5.5 Procedure: Measuring the Standards
First, calculate the amount of stock solution you will need for
1) Turn on the spectrophotometer and let the system warm
each standard. Standards that will be used are 0.002%,
up.
0.004%, 0.006%, 0.008% and 0.010%.
2) Fill the sample cuvette (fill both cuvettes if your system is a
5.3.1 Calculations double beam) with clean TEST SOLUTION. Place the
cuvette(s) into the holder(s).
To make 50 grams of 0.002% standard:
(3) Go to 241 nm wavelength and zero or record the absor-
0.002 x 50 = wt. of stock solution to be
bance reading as the 0.00% standard. This is also known
% residue in volumetric used for standard *
as the ‘‘Y ntercept.’’
*Note: If the amount of stock solution to be taken from the
(4) Remove the sample cuvette and dump the TEST SOLU-
500 ml volumetric is less than one gram, dilute the concentra- TION. Fill the cuvette with the 0.002% standard and insert
tion of the solvent. This will decrease your margin of error. it back into the spectrophotometer. Record the absor-
Example: bance reading.
0.002% x 50 = 0.1129 grams (5) Repeat step four until all of the standards have been mea-
0.885% sured. Rinse the cuvette at least two times with TEST
So: SOLUTION between each standard. Be sure that the out-
side of the cuvette is clean and dry before each measure-
Dilute 10 grams of 0.885% = 190 grams TEST SOLUTION
ment.
10 x 0.885% = 0.04425%
(6) When all of the standards have been measured, graph the
200
absorbance readings versus the percent concentration.
Now: Draw a line that best fits the points plotted. Ideally, the line
0.002% x 50 = 2.26 grams should run through all of the points plotted (see Figure 1).
0.04425% If it does not, a problem has occurred in either the stan-
dards or a data entry. Check the printout to see that all
Calculate the rest of the standard using the same calculation, data was entered properly. Look at the graph to see if one
substituting the standard number for 0.002. of the data points is located off line with the others as in
Figure 2. If all of the points seem to be scattered, there is
5.4 Making the Standards probably something wrong with the stock solution and the
Get five, 100 ml volumetric flasks and label them: whole process will need to be redone.
1) 0.002% residue (7) Calculate the slope of the line using the following calcula-
tion:
2) 0.004% residue
slope = change in concentration
3) 0.006% residue change in absorbance
4) 0.008% residue
5.6 Procedure: Sample Analysis
5) 0.010% residue
1) Take a GLAD-LOCK bag and add exactly 100 ml of TEST
Weigh or zero the first volumetric labeled 0.002%. Add the SOLUTION. To reduce the chance of leaking, keep the
amount of stock solution to the flask (Example: 2.26). Add sealing part of the bag as dry as possible when adding the
TEST SOLUTION until the weight reaches 50 grams not solvent.
including the weight of the flask. Cap the flask immediately
2) Handle the board being tested with gloved hands and
and mix thoroughly.
insert it into the bag along with the TEST SOLUTION.
Mix the rest of the standards using the different amounts of
3) Remove as much of the air from the bag as possible then
stock solutions calculated.
seal the top of the bag closed. Fold the top of the bag over
twice to reduce the size of the bag and to add to the seal.
Page 3 of 6
Revision
Figure 1
Page 4 of 6
Revision
Figure 2
4) Hold the folded top of the bag with one hand, and hold the 7) Convert the absorbance readings to concentration percent
board in place with the other. Damage to the bag is likely using the following calculation:
to occur if the board is allowed to shift around while shak-
concentration % = slope x absorbance + Y intercept
ing. Shake the bag containing the board for 10 minutes.
8) Convert the concentration percent to parts per million
5) At the end of 10 minutes, REMOVE THE BOARD FROM
(ppm) using the following calculation:
THE BAG.
___% x 1,000,000
6) Again, rinse the sample cuvette at least twice with clean
100 = ppm
TEST SOLUTION. Fill the cuvette with a sample of TEST
SOLUTION from the bag. Insert the cuvette into the sample 9) To calculate the residual rosin in micrograms per square
chamber of the spectrophotometer and record the absor- inch using the following calculation:
bance reading.
residual rosin micrograms/sq. in =
Note: In the case of the boards that have high levels of con- ppm rosin X specific gravity of TEST SOL. X ml TEST SOL. in bag
tamination, the absorbance reading will be off scale. In that Surface area of board
case, add another 100 ml of TEST SOLUTION to the bag and
shake it for a couple of minutes. Repeat step six. If it is still off
scale, add another 100 ml until the absorbance readings are
less than 3.000. Keep track of the amount of TEST SOLU-
TION that is added.
Page 5 of 6
Revision
Page 6 of 6
l.0 This test procedure is designed to measure the level of 5.0 Procedure
anionic contaminants on the surface of circuit boards by ion
chromatography. 5.1 Extraction
2.0 Applicable Documents 5.1.1 Record area of PWB. General rule on surface area is
(length x width x 2) + 10% for a populated PWB.
IPC-TP-1043 ‘‘Cleaning and Cleanliness Test Program,
Phase Ill, Water Soluble Fluxes, Part 1: B-Z4, lnteractions of
5.1.2 Use clean gloves when handling the samples to be
Water Soluble Fluxes with Metal/Substrates. October, 1992.‘‘
tested, and then place each sample in the extraction bag.
IPC-TP-1044 ‘‘Cleaning and Cleanliness Test Program,
Phase III, Water Soluble Fluxes, Part 2: B-36, Comparison to 5.1.3 Prepare 75/25 IPA/H20 solutions for the extraction.
Phase 1 Rosin Benchmark’’, September 1992.
5.1.4 Add 100-250 mls of the extraction solution to the
3.0 Test Specimens extraction bag (enough to cover the PWB).
3.1 Printed Wiring Board (PWB) for extraction 5.1.5 Heat seal the extraction bag and place in the 80°C
water bath for one hour (cut a vent hole in the bag).
4.0 Apparatus and Material
5.1.6 Measure solution volume after extraction.
4.1 Dionex 4000i (Ion Chromatograph) or equivalent. The
system consists of a gradient pump and an anion column 5.1.7 Prepare unprocessed PWB as control.
(AS4A-SC or equivelant), and a conductivity detector. A sys-
tem which is operating properly shou]d be capable of 50 ppb 5.2 Standard and Sample Analysis.
or better. The equipment and chemistry should be set up and
standardized per manufacturers’ instructions. 5.2.1 Inject solution into Ion Chromatograph (IC) and calcu-
late against known standards.
4.2 Hot Water Bath capable of holding 80°C ±5°C.
5.2.2 Values from the IC are in the ppb in solution range.
4.3 Use a clean heat sealable bag, ie. KAPAKT 500 series or
equivalent, with less than 250 ppb extractable contaminants. 5.2.3 Standards should be used per mfg. instruction. (Chlo-
(Specify cleanliness level or manufacturers’ part number.) ride levels of 100 ppb are recommended).
4.4 Cleanroom vinyl gloves. (<3ppm of Cl) 5.2.4 A calculation to take into account for surface area and
evaporation must be done so as to compare all different sizes
4.5 Hi-purity deionized water 18.3 meg-ohm grade and of circuit boards.
chloride levels of less than 50 ppb.
(ppb value from IC/1000) x (final volume/original volume)
ug/cm2 =
Surface Area (cm2)
4.6 Hi-purity chemicals for eluent and regenerant
preparation.
Material in this Test Methods Manual was voluntarily established by Technical Committees of IPC. This material is advisory only
and its use or adaptation is entirely voluntary. IPC disclaims all liability of any kind as to the use, application, or adaptation of this Page 1 of 2
material. Users are also wholly responsible for protecting themselves against all claims or liabilities for patent infringement.
Equipment referenced is for the convenience of the user and does not imply endorsement by IPC.
Revision
Page 2 of 2
1.0 Scope This test method is for use in determining if 5.1.1 Pre-clean microscope slide by rinsing the slide with
organic, non-ionic contaminants are present on bare printed test fluid, drying it as described in paragraph 5.2, and estab-
wiring board, and completed assembly surfaces in the pro- lishing that it is free from residues as described in paragraph
duction area by limited technical personnel. Although the test 5.4.
fluid is also capable of dissolving very small amounts of vari-
ous inorganic compounds, their presence would generally be 5.1.2 Hold the test specimen by the edges at an angle
masked by the much higher levels of the organic contami- above the pre-cleaned microscope slide. The specimen
nants. should not touch the slide.
1.2 The test will neither identify the contaminants present 5.2 Test
nor separate contaminant mixtures into the individual constitu-
ents (see Test Method 2.3.39). The present visual limit of 5.2.1 Slowly drip 0.25 to 0.50 ml of test fluid onto the test
organic contaminant detection by this method is approxi- specimen, allowing it to wash across a small area of the sur-
mately 10 micrograms/cm2. face of the specimen and drip onto the microscope slide. Do
not allow medicine dropper to touch test specimen. See Fig-
2.0 Applicable Documents ure 1.
4.2 Microscope slides, 25 mm x 75 mm, glass. 5.2.2 Evaporate the test fluid with a gentle stream of dry, oil-
free air or nitrogen in a well-ventilated fume hood. If the com-
4.3 Disposable glass medicine dropper with rubber squeeze pressed air or nitrogen specified above is not available, a
bulb. gentle air stream may be generated using a large rubber
squeeze bulb and glass tube.
4.4 60 ml (2 oz.) capacity rubber squeeze bulb fitted with
glass medicine dropper tube. 5.2.3 Rapid evaporation of the test fluid must be avoided, to
prevent evaporative cooling of the glass slide and subsequent
4.5 Lint free gloves. moisture condensation from the air onto the slide.
Material in this Test Methods Manual was voluntarily established by Technical Committees of the IPC. This material is advisory only
and its use or adaptation is entirely voluntary. IPC disclaims all liability of any kind as to the use, application, or adaptation of this Page 1 of 2
material. Users are also wholly responsible for protecting themselves against all claims or liabilities for patent infringement.
Equipment referenced is for the convenience of the user and does not imply endorsement by the IPC.
Revision
B
5.2.5 Repeat until 3 ± 0.5 ml of test fluid washings per 6.2 The American Conference of Governmental and Indus-
10cm2 of washed specimen surface area have been accumu- trial Hygienists has adopted a 40 ppm (v/v) Threshold Limit
lated on the slide. Value (TLV) for acetonitrile. It is recommended that the appli-
cation and evaporation of test fluid be carried out in a well-
5.3 Control Slide ventilated fume hood. Rubber gloves and safety glasses
should be provided for the person(s) running the test.
5.3.1 Dispense the same quantity of test fluid onto a dupli-
cate pre-cleaned microscope slide and allow to evaporate. 6.3 Fisher Scientific Co. plain glass microscope slides, cata-
log number 12549, were used to develop this test. Equivalent
5.3.2 Examine the slide as described in paragraph 5.4. No slides may be used for testing.
residue should be seen.
6.4 Fisher Scientific Co. straight medicine droppers, catalog
5.3.3 If residues are seen, the test fluid is not pure enough number 13700, were used to develop this test. Equivalent
to use in this test. droppers or disposable pipettes may be used.
5.3.4 A faint outline of the test fluid may be seen on the 6.5 Fisher Scientific Co. 60 ml (2 oz.) capacity rubber
slide. This does not necessarily indicate the presence of con- squeeze bulbs, catalog number 14070D (or equivalent), are
tamination. suitable for this use when fitted with a straight glass medicine
dropper.
5.4 Evaluation
6.6 The actual identification of the contaminant(s) may be
5.4.1 Hold the test slide on the edges and tilt so over-head accomplished using IPC Test Method 2.3.39. If identification
incident light is reflected from the surface. The residues (if is to be performed, the specimen can be transferred to an
present) washed from the test specimen will be readily visible. Infrared Analysis plate. See paragraph 5.3.1 of IPC Test
Method 2.3.39.
6.0 Notes
Page 2 of 2
1.0 Scope 4.4 Disposable glass medicine dropper with rubber squeeze
bulb or 2 ml capacity glass syringe.
1.1 This infrared spectrophotometric analysis test method is
for use in identifying the nature of non-ionic organic contami- 5.0 Procedure
nants present on printed wiring board surfaces or on the con-
taminated microscope slide used in the solvent extraction pro- 5.1 Clean an MIR plate by moistening a soft tissue with test
cedure defined in IPC-TM-650, Test Method 2.3.38, by use of fluid, then gently wiping the surface of the plate until all resi-
the Multiple Internal Reflectance (MIR) Method. This test dues have been removed. Since the KRS-5 plate scratches
should be performed only by an experienced spectroscopist. easily, stubborn stains may be removed by ultrasonic cleaning
in acetone.
2.0 Applicable Documents
5.2 Obtain the contaminated microscope slide specimen
IPC-TP-383 Organic Surface Contamination—Its Identifica-
prepared in Test Method 2.3.38, or the printed board speci-
tion, Characterization, Removal, Effects on Insulation Resis-
men.
tance and Conformal Coating Adhesion
IPC-TM-650 Test Method 2.3.38, Surface Organic Contami- 5.3 Test Hold the test specimen by the edges at an angle
nant Detection Test (In-House Method) above the clean MIR plate. The specimen should not touch
the plate.
IPC-TM-650 Test Method 2.3.42, Identification of Solder
Mask Products Using Fourier Transform Infrared Spectros-
5.3.1 Transfer the residue from the test specimen. Slowly
copy (FTIR)
drip 0.25-0.50 ml. of test fluid onto the contaminated test
specimen, allowing it to wash across the surface and drip
3.0 Test Specimens
onto the MIR plate. (See Figure 1)
KRS-5 or ZnSe plate. Other techniques such as Attenuated Figure 1 Contaminant Transfer to MIR Plate
Total Reflectance (ATR) or reflection absorption using micro
FTIR can be used in lieu of the MIR techniques. (See 6.10) 5.3.2 Evaporate the test fluid with a gentle stream of dry,
oil-free air or nitrogen in a well-ventilated fume hood.
4.3 The test fluid is Spectro or High Pressure Liquid Chro-
matography (HPLC) grade acetonitrile. Other appropriate sol-
vents may be used as agreed upon by user and vendor.
Material in this Test Methods Manual was voluntarily established by Technical Committees of the IPC. This material is advisory only
and its use or adaptation is entirely voluntary. IPC disclaims all liability of any kind as to the use, application, or adaptation of this Page 1 of 4
material. Users are also wholly responsible for protecting themselves against all claims or liabilities for patent infringement.
Equipment referenced is for the convenience of the user and does not imply endorsement by the IPC.
5.5.1 Compare the test and control spectra for evidence of 6.4 Fisher Scientific Co. straight medicine droppers, catalog
organic contamination. number 13-700, were used to develop this test. Equivalent
droppers or disposable pipettes may be used.
5.5.2 The chemical class for the contaminant may be deter-
mined from the major bands in the spectrum in Table 1. 6.5 The American Conference of Governmental and Indus-
trial Hygienists has adopted a 40 ppm (v/v) Threshold Limit
5.5.3 See Figures 3 and 4, comparative examples of spec-
Value (TLV) for acetonitrile. It is recommended that the appli-
trum graphics.
cation and evaporation of acetonitrile be carried out in a well-
ventilated fume hood. Rubber gloves and safety glasses
6.0 Notes
should be provided for person(s) running the test.
6.3 The test fluid Fisher Scientific Co. High Pressure Liquid 6.7 Although the test fluid is also capable of dissolving very
Chromatography (HPLC) grade acetonitrile was used to small amounts of various inorganic compounds, their pres-
develop this test method. Equivalent material from other sup- ence would generally be masked by the much higher levels of
pliers may be used, provided no residue remains after evapo- the organic contaminants.
Page 2 of 4
IPC-2339-03
6.8 Rapid evaporation of the acetonitrile must be avoided to 6.10 The present limit of detection can be easily extended
prevent evaporative cooling of the MIR plate and subsequent by an order of magnitude using more sophisticated instru-
moisture condensation from the air onto the plate. Application mentation and computer enhanced spectra. (See Figures 3
of sufficient heat to evaporate the water may volatilize part or and 4)
all of the residue and invalidate the results. The present limit of
detection of arylalkyl polyether residues by this method is 10 6.11 The KRS-5 plate is very toxic; it should be handled only
micrograms/cm2. with gloved hands, and should be polished with recom-
mended polishing compound to minimize generation of haz-
6.9 The maximum organic surface contamination levels that ardous dust.
will still permit reliable end-use operation of printed wiring
assemblies of differing component densities and conductor
line spacings have not been established for the various con-
taminants.
Page 3 of 4
IPC-2339-04
Page 4 of 4
1 Scope This test method covers three procedures used to 1.1.2 Twist The deformation of a rectangular sheet, panel,
determine the bow and twist percentage of individual rigid or printed board that occurs parallel to a diagonal across its
printed boards, rigid portions of rigid-flex printed boards, surface, such that one of the corners of the sheet is not in the
and/or multiple printed panels. Measurements on non- plane that contains the other three corners (see Figure 2).
rectangular samples pose a unique testing problem and may
necessitate careful evaluation of the requirements imposed by
the users of this test method. This test method does not Points A, B, C
describe the special considerations necessary when testing Touching Base
the bow and twist of printed board assemblies (i.e., compo-
nent placement & weight, edge supports & connectors, etc.).
B A
x x
The first two procedures describe production (Go/No-Go)
methods that generally characterize the bow and twist as
being no more than a specific value. The other procedure is a
referee method used to precisely determine the twist.
x
x
1.1 Definitions Bow and twist are defined in IPC-T-50. C
The definitions are repeated in this test method for conve-
nience.
1.1.1 Bow (Sheet, Panel, or Printed Board) The devia- With constraining force
tion from flatness of a board characterized by a roughly cylin- applied to one corner only.
drical or spherical curvature such that, if the product is rect-
IPC-2422-2
angular, its four corners are in the same plane (see Figure 1).
Figure 2 Twist
2 Applicable Documents
Material in this Test Methods Manual was voluntarily established by Technical Committees of IPC. This material is advisory only
and its use or adaptation is entirely voluntary. IPC disclaims all liability of any kind as to the use, application, or adaptation of this Page 1 of 6
material. Users are also wholly responsible for protecting themselves against all claims or liabilities for patent infringement.
Equipment referenced is for the convenience of the user and does not imply endorsement by IPC.
Revision
C
4.7 Micrometer of suitable accuracy for thickness measure- 5.1.3 Place the sample to be measured on the surface plate
ment with the convex of the sample facing upwards. For each edge,
apply sufficient pressure on both corners of the same sample
5 Procedure Unless otherwise specified, testing shall be edge to ensure contact with the surface (see Figure 4).
performed at standard laboratory conditions (see IPC-TM-
650, Section 1.3). 5.1.4 Attempt to slide the feeler/pin gauge of thickness RL
under the length side(s) of the sample and RW under the width
5.1 Production Testing (Bow) side(s) of the sample. If the Go/No-Go feeler/pin gauge will
slide between the sample and the surface plate, the bow in
5.1.1 Place the sample on the surface plate. While applying that direction exceeds the allowable percentage used in the
sufficient pressure to flatten the test sample, measure the calculation above. Repeat this procedure until all sides of the
length and width of the sample and record it as length (L) & sample have been measured.
width (W) (see Figure 3).
5.1.5 If a determination of actual percentage of bow is
desired, repeat 5.1.1 through 5.1.4 using a feeler/pin gauge
that will easily fit between the side of the sample and the sur-
face plate. Continue to increase the feeler/pin gauge size until
the largest feeler/pin gauge that will fit between the sample
and the surface plate for both the length (x2) and width (x2) is
obtained. Measure this feeler/pin gauge with the micrometer
and record as RL or RW.
Page 2 of 6
Revision
C
IPC-2422-4
5.2 Production Testing (Twist) Go/No-Go feeler/pin gauge will slide under the corner not
touching the surface plate without lifting any of the other three
5.2.1 Place the sample on the surface plate. While applying corners of the sample from the surface plate, the twist in that
sufficient pressure to flatten the test sample, take the diagonal direction exceeds the allowable percentage used in the calcu-
measurement across the sample and record it as D (see Fig- lation above. Repeat this procedure until all corners of the
ure 3). sample that can be measured using this technique have been
measured.
5.2.2 Calculate the size of the feeler/pin gauge (Go/No-Go)
to be used for maximum twist percentage using the following 5.2.6 If a determination of actual percentage of twist is
formula: desired, repeat 5.2.1 through 5.2.5 using a feeler/pin gauge
that will easily fit under the corner that is not touching the sur-
2 (D) (T) face plate. Continue to increase the feeler/pin gauge size until
R=
100 the largest feeler/pin gauge size that does not lift any of the
Where: three touching corners from the surface plate is obtained.
R = Go/No-Go feeler/pin gauge size Measure this feeler/pin gauge with the micrometer and record
D = Diagonal measurement across the sample as determined as R.
above
T = Maximum allowable twist percentage 5.2.7 Calculate the percentage of twist as follows:
Page 3 of 6
Revision
C
D
R = Highest
Point of Board
B, C, and D touching
Datum Surface. Only
one corner may be
physically restrained.
B
IPC-4442-5
5.3.2 Support the other two corners with leveling jacks or 5.3.5 Take the diagonal measurement of the sample and
some other appropriate devices, ensuring the two raised cor- record the reading.
ners are of equal height from the datum surface. This may be
checked by using the dial indicator (see Figure 7). 5.3.6 Calculation Deduct the measured R2 from the mea-
surement R1. This difference is denoted as twist. Divide the
5.3.3 Using the dial indicator, measure the highest raised measured deviation by the recorded length and multiply by
portion on the board and record the reading as R1 (see Fig- 100. The result of this calculation is the percentage of twist.
ure 8).
R1 − R2
Percentage Twist = X 100
5.3.4 Without disturbing the sample, take a reading with the L
dial indicator on one of the corners contacting the surface (R2)
and record the reading (see Figure 8). 6 Notes None
Raised Parallel
R1 Surfaces
R2 Lowest
Corners ▼
R2 R2
IPC-2422-6
Page 4 of 6
Revision
C
R1 R1
R2
Supporting Jacks or Blocks
IPC-2422-7
Measure at Measure at
This Point This Point
R1
R2
R2
IPC-2422-8
Page 5 of 6
Revision
C
Page 6 of 6
1.0 Scope This test method is to determine the degrada- 4.7 Isopropyl alcohol.
tion of insulating materials by examination of the visual and
electrical insulation resistance properties of printed board 4.8 Drying oven(s) capable of maintaining 50 ± 5°C (122 ±
specimens after exposure to high humidity and heat condi- 9°F) and 125 ± 5°C (248 ± 9°F).
tions. This method allows testing with (Method A) or without
(Method B) Conformal Coating. When not specified, Method A 4.9 Insulating compound (conformal coating) which con-
is the default method. forms to MIL-I-46058 or IPC-CC-830.
2.0 Applicable Documents 4.10 Equipment necessary to apply and cure conformal
coating.
MIL-I-46058 Insulating Compound, Electrical (For Coated
Printed Circuit Assemblies)
5.0 Procedure
IPC-CC-830 Qualification and Performance, Insulating Com-
pounds for Printed Circuits Assemblies 5.1 Specimen Preparation
3.0 Test Specimens 5.1.1 Mark specimen with positive, permanent, and non-
contaminating identification.
3.1 Test specimens shall be comprised of a minimum of two
conductor lines per conductive layer, sufficient to allow resis- 5.1.2 Visually inspect the test specimens for any obvious
tance testing between adjacent conductor patterns both defects, as described in the applicable performance specifica-
between layers and on the same layer. See Note 6.1 for tion. If any test specimen is non-compliant, the test specimen
examples of test specimen patterns recommended for this should be replaced and the replacement noted.
test method.
5.1.3 Solder single stranded (to decrease the opportunity for
4.0 Apparatus or Material flux contamination from the wire) insulated wire which is not
affected by the test environment to each of the connection
4.1 A clean test chamber capable of programming and points of the test specimens. These wires will be used to con-
recording an environment of temperature ranging between 25 nect the test patterns of the test specimens to the power
± 2°C (77 ± 4°F) and 65 ± 2°C (149 ± 4°F), and 85 to 93% supply and for insulation resistance testing.
relative humidity.
5.1.4 Clean test lead terminals with isopropyl alcohol and
4.2 A power supply capable of producing a standing bias scrub with a soft bristle brush for a minimum of 30 seconds.
potential of 100 volts DC with a tolerance of ± 10%. During the remainder of the test specimen preparation, handle
test specimens by the edges only. (See Note 6.2.)
4.3 A resistance meter capable of reading high resistance at
the voltage described in the procurement documentation. 5.1.5 Spray rinse thoroughly with fresh isopropyl alcohol.
Hold test specimen at an approximate 30° angle and spray
4.4 Solder or Flux-Cored Solder Flux shall be removable from top to bottom.
in a manner which will not adversely affect the test specimen.
5.1.6 Rinse cleaned area thoroughly with fresh deionized or
4.5 Soft Bristle Brush. distilled water. Hold test specimen at an approximate 30°
angle and spray from top to bottom.
4.6 Deionized or distilled water (2 megohm-cm, minimum
resistivity recommended).
Material in this Test Methods Manual was voluntarily established by Technical Committees of the IPC. This material is advisory only
and its use or adaptation is entirely voluntary. IPC disclaims all liability of any kind as to the use, application, or adaptation of this Page 1 of 4
material. Users are also wholly responsible for protecting themselves against all claims or liabilities for patent infringement.
Equipment referenced is for the convenience of the user and does not imply endorsement by the IPC.
Revision
E
5.1.7 Dry test specimens in a drying oven for a minimum of 5.2.4.1 Temperature cycling The following constitutes
three hours at an oven temperature of between 50 ± 5°C (122 one complete cycle (for the class 3 test condition).
± 9°F). (See Note 6.3.) (a) Start test at 25+5/-2°C (77+9/-4°F), and raise tempera-
ture at 65 ± 2°C (149 ± 4°F), over a time span of 150 ± 5
5.1.8 Specimen preparation for METHOD B is now com- minutes.
pleted, continue the procedure with paragraph 5.2.
(b) Maintain temperature at 65 ± 2°C (149 ± 4°F) over a time
span of 180 ± 5 minutes.
5.1.9 METHOD A - Application of Conformal Coating.
Continuation of Sample Preparation Apply coating to the
(c) Lower temperature from 65 ± 2°C (149 ± 4°F) to 25+5/-
2°C (77+9/-4°F) over a time span of 150 ± 5 minutes.
appropriate area of the test specimen, in a manner concurrent
with user’s production techniques or as specified by the coat- There shall be no delay between cycles. Polarizing voltage
ing supplier. shall be maintained throughout the 20 cycle period. The
humidity may drop a minimum of 80% relative humidity when
5.1.10 After the application of coating, the test specimens going from high to low temperature. See Figure 1 for a graphi-
are to be cured, as specified by the coating supplier. cal illustration of temperature cycling.
Page 2 of 4
Revision
E
IPC-263-01
within the industry. See Figure 2 for an illustration of ‘‘Y’’ pat- 6.2 Documented alternative cleaning procedures may be
tern test coupons. implemented. As an example, if there is a concern that scrub-
bing will adversely affect test results, i.e., when the test speci-
6.1.2 Comb Patterns Various ‘‘comb patterns’’ can be mens have very fine spacing and/or are plated with soft met-
properly tested following the procedures in this document. als (tin/lead, gold, etc.).
The test points for comb patterns such as in Figure 3 are 1 to
2, 2 to 3, 3 to 4, and 4 to 5. Test points 1-3-5 are connected 6.3 If printed boards are to be stored before coating, place
to the positive (+) terminal, and test points 2-4 are connected the boards in a dry non-contaminating environment.
to the negative (–) terminals of the resistance meter.
6.4 Performance specifications should specify the method
6.1.3 Production Board Testing Occasionally, production of test specimen preparation, test condition class, and any
boards must be tested in lieu of test patterns. When this is deviations to this test method.
required, one must use good judgment and select adjacent
conductors for wiring terminal lands for testing, because con- 6.5 The test chamber should be constructed out of materi-
ductor spacing and placement can affect test results. als that will not corrode or add ionic contamination to the test
environment.
Page 3 of 4
Revision
E
IPC-263-2
IPC-263-3
Page 4 of 4
1.0 Scope This test method is to characterize fluxes by may be used to maintain humidity if a tight temperature con-
determining the degradation of electrical insulation resistance trol is maintained on the temperature of the chamber.
of rigid printed wiring board specimens after exposure to the
specified flux. This test is carried out at high humidity and heat 4.2 A power supply capable of producing a standing bias
conditions. potential of 45–50 volts DC with a tolerance of ±10%.
2.0 Applicable Documents 4.3 A resistance meter capable of reading high resistance
(1012ohms) with a test voltage of 100 volts or an ammeter
IPC-B-24 Surface Insulation Resistance Test Board
capable of reading 10-10 amps in combination with 100 volts
IPC-A-600 Acceptability Guidelines DC power supply.
3.1 Comb Patterns Use the IPC-B-24 test pattern which 4.5 Exhaust ventilation hood.
consists of four comb patterns per coupon. The individual
comb, pictured in Figure 1, has 0.4 mm lines and 0.5 mm 4.6 Metal tongs.
spacing. The test coupon shall be unpreserved bare copper
metallization. 4.7 Soft bristle brush
3.2 Laminate The laminate material for this test shall be 4.8 Deionized or distilled water (2 megohm-cm, minimum
FR-4 epoxy-glass. resistivity recommended).
Material in this Test Methods Manual was voluntarily established by Technical Committees of the IPC. This material is advisory only
and its use or adaptation is entirely voluntary. IPC disclaims all liability of any kind as to the use, application, or adaptation of this Page 1 of 4
material. Users are also wholly responsible for protecting themselves against all claims or liabilities for patent infringement.
Equipment referenced is for the convenience of the user and does not imply endorsement by the IPC.
Revision
A
Table 1 Coupons for SIR Testing 5.3.1.1.1 The test coupons shall be exposed to solder by
floating the fluxed comb patterns of the test specimens face
Number of
down on the solder pot at 245-260°C for 4 ±1 seconds. Wave
Sample Group Flux/Solder Clean Coupons
solder of comb patterns face down at 245-260°C and a con-
A yes yes 3
veyor speed with a contact time of 3 ±1 seconds. For fluxes
B yes no 3 to be tested in the uncleaned state, a second set of comb
C yes no 3 patterns shall be fluxed and floated pattern up on the solder
D yes yes 3 pot or passed pattern up over the solder wave.
E yes no 3
F no no 2 5.3.1.2 Solder Paste Stencil print the solder paste on to
the comb pattern using a 0.2 mm thick stencil (the IPC-A-24
A = Pattern down/clean
artwork contains the stencil design).
B = Pattern down/no clean
C = Pattern up/no clean
5.3.1.2.1 The samples shall be run through a reflow solder-
D = Solder paste/reflow/clean
ing process using the temperature profile recommended by
E = Solder paste/reflow/no clean
the vendor.
F = Control (precleaned, unprocessed)
5.3.2 Cleaning of Samples
5.2.2 Visually inspect the test specimens for any obvious
defects, as described in IPC-A-600. If there is any doubt 5.3.2.1 After exposure to flux and solder, samples to be
about the overall quality of any test specimen, the test speci- tested in an uncleaned state shall be evaluated as in 5.3.3
men should be discarded. through 5.4.1.
5.2.3 Clean the test coupon with deionized or distilled water 5.3.2.2 After exposure to flux and solder, samples to be
and scrub with a soft bristle brush for a minimum of 30 sec- tested in the cleaned state shall be cleaned using one of the
onds. Spray rinse thoroughly with deionized or distilled water. procedures listed below. The cleaning parameters shall be
Rinse cleaned area thoroughly with fresh 2-propanol. reported in the Qualification Test Report (Appendix A).
An alternative cleaning method is to place the test coupon in 5.3.2.2.1 The samples to be cleaned shall be cleaned with
an ionic contamination tester containing 75% 2-propanol, an appropriate environmentally safe solvent or aqueous clean-
25% deionized water and process the solution until all ionics ing medium. The use of a commercial in-line or batch cleaner
have been removed. is preferred. If this is not available, the following laboratory
cleaning process shall be followed.
During the remainder of the specimen preparation, handle test
specimens by the edges only, or use non-contaminating rub- Three samples shall be cleaned (within 30 minutes or less)
ber gloves. after soldering. For solvent or aqueous detergent cleaning,
three 2000 ml beakers each containing 1000 ml of solvent
5.2.4 If boards are to be stored before treatment, place the shall be used such that one beaker serves as the primary
boards in Kapak bags or other contamination-free containers cleaning stage and the other two are used for rinsing pur-
and close bags (do not heat seal). (Kapak bags are available poses. Each test coupon shall be agitated in each beaker for
from Fischer, VWR and other distributors). 1 minute. In the case of aqueous detergent, one beaker shall
contain the cleaning agent and the remaining beakers shall
5.3 Procedure contain deionized water for rinsing purposes. After the clean-
ing procedure is complete, samples are dried for 2 hours at
50°C. Following cleaning, the specimens shall be tested as
5.3.1 Sample Preparation Flux application and soldering.
outlined in 5.3.3 through 5.4.1.
5.3.1.1 Liquid Flux or Flux Extract Coat the comb pat-
5.3.3 Preparation of Samples for Chamber Visually
tern with a thin coating of the liquid flux or flux extract under inspect all combs and discard any combs with bridging of
test. conductors. Use water white rosin to solder teflon-insulated
wires to the connection points of the specimens. Do not
Page 2 of 4
Revision
A
attempt to remove the flux residues. Connectors may be used below the required value provided that it recovers by 96
in lieu of soldering wires but are not recommended. In the hours. Any reason for deleting values (scratches, condensa-
event of a dispute, the samples with soldered wires shall be tion, bridged conductors, outlying points, etc., must be
used as a referee. noted).
5.3.4 Place the specimens in the environmental chamber in 5.5.2 All specimens shall also be examined under a 10x to
a vertical position such that the air flow is parallel to the direc- 30x microscope using backlighting within 24 hours of com-
tion of the board in the chamber. Set the chamber tempera- pleting the testing. If the coupons are to be held longer, they
ture at 85±2°C and humidity at 20% RH and allow the oven shall be placed in Kapak or other noncontaminating container
to stabilize at this temperature for 3 hours. Then, slowly ramp and stored in a dessicator. All samples must be evaluated
the humidity to 85±2% over a minimum 15 minute period. within 7 days. If dendritic growth or corrosion is observed, it
Allow the specimens to come to equilibrium for at least 1 hour shall be determined if the dendrite spans 25% or more of the
before applying the bias voltage to begin the test. If a salt original spacing. This latter condition will constitute a failure. It
solution and dessicator are used for humidity, specimens shall should be determined whether dendritic growth is due to con-
be held for 24 hours before beginning the test. densation from the chamber (see paragraph 6.1).
5.3.5 Connect the 45–50v DC voltage source to the speci- 5.5.3 Rejection of results for more than 2 combs for a given
men test points to apply the bias voltage to all specimens. condition shall require the test to be repeated.
5.4.1 Measurements shall be made with test specimens in 6.1 If condensation occurs on the test specimens in the
the chamber under the test conditions of temperature and environmental chamber while the samples are under voltage,
humidity at 24, 96 and 168 hours. To take these measure- dendritic growth will occur. This can be caused by a lack of
ments, the 45 - 50v DC bias voltage source must be removed sufficient control of the humidification of the oven. Water spot-
from the test specimen and a test voltage of -100v DC shall ting may also be observed in some ovens where the air flow
be applied. (Test voltage polarity is opposite the bias polarity.) in the chamber is from back to front. In this case, water con-
densation on the cooler oven window can be blown around
5.5 Evaluation the oven as microdroplets which deposit on test specimens
and cause dendritic growth if the spots bridge the distance
5.5.1 Each comb pattern on each test specimen shall be between two electrified conductors. Both of these conditions
evaluated by the insulation resistance values obtained at 96 must be eliminated for proper testing.
and 168 hours. If the control coupon readings are less than
1000 megohms, a new set of test coupons shall be obtained 6.2 IPC-B-24 test board artwork and electronic data is avail-
and the entire test repeated. The reading at 24 hours may fall able from IPC.
Page 3 of 4
Revision
A
Appendix A
Qualification Test Report
I.D. Number:
Halides Qualitative
Halides Quantitative
Fluoride 2.3.35.2
Total as Chloride
Corrosion 2.6.15
Cleaning Material
Cleaning Equipment
Page 4 of 4
Submitted by:
Name Telephone
Company E-mail
Address
City/State/Zip Date