Professional Documents
Culture Documents
MAX6816/MAX6817/ MAX6818 15kV ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers
MAX6816/MAX6817/ MAX6818 15kV ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers
IN OUT RESET
DEBOUNCED
GND OUTPUT
Electrical Characteristics
(VCC = +2.7V to +5.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at VCC = +5V, TA = +25°C.) (Note 1)
MAX6816 TOC02
MAX6816 TOC03
6 VCC = 5V
SUPPLY CURRENT (µA)
5 5V 5V
IN (5V/div)
IN (5V/div)
3 -5V -5V
VCC = 3V
4V 4V
2
OUT (2V/div)
OUT (2V/div)
1
0V 0V
VCC = 5V VCC = 5V
0
-40 -25 -10 5 20 35 50 65 80 95 110 125
10ms/div 10ms/div
TEMPERATURE (C)
MAX6816 toc05
VOH, ISOURCE = 0.4mA
5
4
OUTPUT LOGIC LEVEL (V)
4
3
3
2
2
1
1
VOL, ISINK = 1.6mA
0 0
2 3 4 5 6 2 3 4 5 6
SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V)
MAX6816 toc07
VCC UNDERVOLTAGE LOCKOUT (V)
DEBOUNCE DELAY PERIOD (ms)
4
45
VCC = 5V
3
40
VCC = 3V
2
35
1
30 0
-40 -25 -10 5 20 35 50 65 80 95 100 125 -40 -25 -10 5 20 35 50 65 80 95 100 125
TEMPERATURE (°C) TEMPERATURE (°C)
Pin Configurations
TOP VIEW
EN 1 20 VCC
IN1 2 19 OUT1
IN2 3 18 OUT2
GND 1 4 VCC IN1 1 6 OUT1
IN3 4 17 OUT3
MAX6816 MAX6818
MAX6817 IN4 5 16 OUT4
GND 2 5 VCC
IN5 6 15 OUT5
IN6 7 14 OUT6
IN 2 3 OUT IN2 3 4 OUT2
IN7 8 13 OUT7
IN8 9 12 OUT8
SOT143 SOT23-6
GND 10 11 CH
SSOP
Pin Description
PIN
NAME FUNCTION
MAX6816 MAX6817 MAX6818
1 2 10 GND Ground
2 — — IN Switch Input
— 1, 3 — IN1, IN2 Switch Inputs
— — 2–9 IN1–IN8 Switch Inputs
3 — — OUT CMOS Debounced Output
— 4, 6 — OUT2, OUT1 CMOS Debounced Outputs
— — 12–19 OUT8–OUT1 CMOS Debounced Outputs
4 5 20 VCC +2.7V to +5.5V Supply Voltage
Active-Low, Three-State Enable Input for outputs. Resets CH.
— — 1 EN
Tie to GND to “always enable” outputs.
Change-of-State Output. Goes low on switch input change of
— — 11 CH
state. Resets on EN. Leave unconnected if not used.
D Q OUT
VCC
VCC
D Q LOAD
VCC COUNTER
OSC. R
RPU
UNDER-
IN VOLTAGE MAX6816
LOCKOUT MAX6817
ESD
PROTECTION
MAX6818
Detailed Description does not equal the output, the XNOR gate issues a
counter reset. When the switch input state is stable for
Theory of Operation the full qualification period, the counter clocks the flip-flop,
The MAX6816/MAX6817/MAX6818 are designed to updating the output. Figure 2 shows the typical opening
eliminate the extraneous level changes that result from and closing switch debounce operation. On the MAX6818,
interfacing with mechanical switches (switch bounce). the change output (CH) is updated simultaneously with the
Virtually all mechanical switches bounce upon opening or switch outputs.
closing. These switch debouncers remove bounce when
a switch opens or closes by requiring that sequentially Undervoltage Lockout
clocked inputs remain in the same state for a number of The undervoltage-lockout circuitry ensures that the
sampling periods. The output does not change until the out-puts are at the correct state on power-up. While
input is stable for a duration of 40ms. the supply voltage is below the undervoltage threshold
The circuit block diagram (Figure 1) shows the (typically 1.9V), the debounce circuitry remains
functional blocks consisting of an on-chip oscillator, counter, transparent. Switch states are present at the logic outputs
exclusive-NOR gate, and D flip-flop. When the input with no debouce delay.
tDP EN tEN
1/2 VCC 1/2 VCC
IN1
tPE
1/2 VCC OUT NORMALLY VOH - 0.5V
OUT1–OUT8
HIGH tPD
IN2
tPC
CH 1/2 VCC
OUT2
+VCC
MAX6818 ONLY 0.1µF
SW1
Figure 2. Input Characteristics
IN1 EN I/O µP
CH IRQ
20V MAX6818
IN OUT1 D0
0V
(20V/div)
-20V IN8 OUT8 D7
SW8
4V
OUT Figure 5. MAX6818 Typical μP Interfacing Circuit
(2V/div)
0V
20ms/div
Robust Switch Inputs In some low-current systems, a zener diode on VCC may
The switch inputs on the MAX6816–MAX6818 have be required.
overvoltage-clamping diodes to protect against damaging ±15kV ESD Protection
fault conditions. Switch input voltage scan safely swing
As with all Maxim devices, ESD-protection structures are
±25V to ground (Figure 3). Proprietary ESD-protection
incorporated on all pins to protect against electrostatic dis-
structures protect against high ESD encountered in
charges encountered during handling and assembly. The
harsh industrial environments, membrane keypads, and
MAX6816–MAX6818 have extra protection against static
portable applications. They are designed to withstand
electricity. Maxim’s engineers have developed state-of-
±15kV per the IEC 1000-4-2 Air-Gap Discharge Test and
the-art structures to protect against ESD of ±15kV at the
±8kV per the IEC 1000-4-2 Contact Discharge Test.
switch inputs without damage. The ESD structures with-
Since there are 63kΩ (typical) pullup resistors stand high ESD in all states: normal operation, shutdown,
connected to each input, driving an input to -25V draws and powered down. After an ESD event, the MAX6816–
approximately 0.5mA (up to 4mA for eight inputs) from MAX6818 keep working without latchup, whereas other
the VCC supply. Driving an input to +25V will cause solutions can latch and must be powered down to
approximately 0.32mA of current (up to 2.6mA for eight remove latchup.
inputs) to flow back into the VCC supply. If the total system
ESD protection can be tested in various ways;
VCC supply current is less than the current flowing back
these products are characterized for protection to the
into the VCC supply, VCC will rise above normal levels.
following limits:
Figure 6a. Human Body ESD Test Model Figure 7a. IEC 1000-4-2 ESD Test Model
AMPERES
I PEAK
36.8%
10%
0
0 TIME
tRL
tDL
CURRENT WAVEFORM
10%
60ns
1) ±15kV using the Human Body Model The Air-Gap test involves approaching the device with
2) ±8kV using the Contact-Discharge method specified a charged probe. The Contact-Discharge method
in IEC 1000-4-2 connects the probe to the device before the probe is ener-
gized.
3) ±15kV using IEC 1000-4-2’s Air-Gap method.
Machine Model
ESD Test Conditions
The Machine Model for ESD tests all pins using a 200pF
ESD performance depends on a variety of conditions. storage capacitor and zero discharge resistance. Its
Contact Maxim for a reliability report that documents test objective is to emulate the stress caused by contact that
setup, test methodology, and test results. occurs with handling and assembly during manufacturing.
Human Body Model
MAX6818 µP Interfacing
Figure 6a shows the Human Body Model and Figure
The MAX6818 has an output enable (EN) input that
6b shows the current waveform it generates when
allows switch outputs to be three-stated on the µP data
discharged into a low impedance. This model consists
bus until polled by the µP. Also, state changes at the
of a 100pF capacitor charged to the ESD voltage of
switch inputs are detected, and an output (CH) goes
interest, which is then discharged into the test device
low after the debounce period to signal the µP. Figure
through a 1.5kΩ resistor.
4 shows the timing diagram for enabling outputs and
IEC 1000-4-2 reading data. If the output enable is not used, tie EN to
The IEC 1000-4-2 standard covers ESD testing and GND to “always enable” the switch outputs. If EN is low,
performance of finished equipment; it does not CH is always high. If a change of state is not required,
specifically refer to integrated circuits. The MAX6816– leave CH unconnected.
MAX6818 help you design equipment that meets
Level 4 (the highest level) of IEC 1000-4-2,
without the need for additional ESD-protection
components.
The major difference between tests done using the Human
Body Model and IEC 1000-4-2 is higher peak current in
IEC 1000-4-2, because series resistance is lower in the
IEC 1000-4-2 model. Hence, the ESD withstand volt-
age measured to IEC 1000-4-2 is generally lower than
that measured using the Human Body Model. Figure 7a
shows the IEC 1000-4-2 model and Figure 7b shows the
current waveform for the 8kV, IEC 1000-4-2, Level 4, ESD
Contact-Discharge test.
Revision History
REVISION REVISION PAGES
DESCRIPTION
NUMBER DATE CHANGED
0 7/98 Initial release —
Updated Ordering Information, Electrical Characteristics, Typical Operating
3 8/10 1–4, 7
Characteristics, and the Undervoltage Lockout section.
4 7/14 No /V OPNs; removed automotive reference from Applications section 1
5 4/15 Updated Benefits and Features section 1
Updated Ordering Information, Absolute Maximum Ratings, and Electrical
6 2/19 1, 2
Characteristics
7 7/19 Updated Ordering Information 1
8 2/20 Updated Ordering Information 1
For pricing, delivery, and ordering information, please visit Maxim Integrated’s online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc. © 2020 Maxim Integrated Products, Inc. │ 9