Professional Documents
Culture Documents
Symbol
D
Packaging
JEDEC TO-220AB
SOURCE
DRAIN
GATE
DRAIN (FLANGE)
6-256 CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
RFP2N20L
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. TJ = 25oC to 125oC.
Zero Gate Voltage Drain Current IDSS VDS = Rated BVDSS, VGS = 0V - - 1 µA
NOTES:
2. Pulsed: pulse duration = 300µs max, duty cycle = 2%.
3. Repetitive rating: pulse width limited by maximum junction temperature.
6-257
RFP2N20L
1.2 2.4
2.2
POWER DISSIPATION MULTIPLIER
2.0
1.0
0 0
0 25 50 75 100 125 150 25 50 75 100 125 150
TC, CASE TEMPERATURE (oC) TC, CASE TEMPERATURE (oC)
FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs
TEMPERATURE CASE TEMPERATURE
10 VGS = 5V
TJ = MAX RATED 3 PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX VGS = 10V
OPERATION IN THIS AREA TC = 25oC
LIMITED BY rDS(ON) TC = 25oC
2.5
ID, DRAIN CURRENT (A)
ID, DRAIN CURRENT (A)
VGS = 4V
1
2
1.5 VGS = 3V
0.1 1
0.5
VGS = 2V
0.01 0
1 10 100 1000 0 1 2 3 4 5 6 7
VDS, DRAIN TO SOURCE VOLTAGE (V) VDS, DRAIN TO SOURCE VOLTAGE (V)
4 5
IDS(ON), DRAIN TO SOURCE CURRENT (A)
25oC 4
3 125oC
RESISTANCE (Ω)
3
2 125oC 25oC
2
-40oC
1 125oC
1
-40oC
0 0
0 1 2 3 4 5 0 1 2 3 4
VGS, GATE TO SOURCE VOLTAGE (V) ID, DRAIN CURRENT (A)
6-258
RFP2N20L
ID = 2A 2.0
ID = 250µA
2.0 VGS = 5V
NORMALIZED DRAIN TO SOURCE
1.5
THRESHOLD VOLTAGE
NORMALIZED GATE
ON RESISTANCE
1.5
1.0
1.0
0.5
0.5
0
-50 0 50 100 150 50 0 50 100 150 200
TJ, JUNCTION TEMPERATURE (oC) TJ, JUNCTION TEMPERATURE (oC)
180 200 10
150
GATE
100 VGS = 0V, f = 1MHz SOURCE 6
CISS = CGS + CGD VDD = BVDSS VOLTAGE VDD = BVDSS
CRSS = CGD 100
60 COSS ≈ CDS + CGD 4
COSS 0.75BVDSS
50 0.50BVDSS
20 2
0.25BVDSS
0 CRSS DRAIN SOURCEVOLTAGE
0 0
0 10 20 30 40 50 I I
20 G(REF) t, TIME (µs) 80 G(REF)
VDS, DRAIN TO SOURCE VOLTAGE (V) IG(ACT) IG(ACT)
tON tOFF
td(ON) td(OFF)
tr tf
RL VDS
90% 90%
+
VDD 10% 10%
RG
- 0
DUT 90%
FIGURE 11. SWITCHING TIME TEST CIRCUIT FIGURE 12. RESISTIVE SWITCHING WAVEFORMS
6-259
RFP2N20L
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
6-260
This datasheet has been downloaded from:
www.DatasheetCatalog.com