BTA30-600CW3G,

BTA30-800CW3G

Triacs
Silicon Bidirectional Thyristors
Designed for high performance full-wave ac control applications
where high noise immunity and high commutating di/dt are required.
http://onsemi.com
Features
• Blocking Voltage to 800 Volts
TRIACS
• On-State Current Rating of 30 Amperes RMS at 95°C 30 AMPERES RMS
• Uniform Gate Trigger Currents in Three Quadrants 600 thru 800 VOLTS
• High Immunity to dV/dt − 500 V/ms minimum at 125°C
• Minimizes Snubber Networks for Protection MT2 MT1
• Industry Standard TO-220AB Package − Internally Isolated G

• High Commutating dI/dt − 4.0 A/ms minimum at 125°C

4 MARKING
• Internally Isolated (2500 VRMS) DIAGRAM
• These are Pb−Free Devices
MAXIMUM RATINGS (TJ = 25°C unless otherwise noted)
Rating Symbol Value Unit
Peak Repetitive Off−State Voltage (Note 1) VDRM, V BTA30−xCWG
(TJ = −40 to 125°C, Sine Wave, VRRM TO−220AB AYWW
50 to 60 Hz, Gate Open) 1 CASE 221A
BTA30−600CW3G 600 2
3 STYLE 12
BTA30−800CW3G 800
On-State RMS Current (Full Cycle Sine IT(RMS) 30 A x = 6 or 8
Wave, 60 Hz, TC = 95°C) A = Assembly Location
Y = Year
Peak Non-Repetitive Surge Current ITSM 400 A
WW = Work Week
(One Full Cycle Sine Wave, 60 Hz,
TJ(initial) = 25°C) G = Pb−Free Package

Circuit Fusing Consideration (t = 8.3 ms) I2t 667 A2sec

Non−Repetitive Surge Peak Off−State VDSM/ VDRM/VRRM V
Voltage (TJ = 25°C, t = 8.3 ms) VRSM +100 PIN ASSIGNMENT
1 Main Terminal 1
Peak Gate Current (TJ = 125°C, t ≤ 20 ms) IGM 4.0 A
2 Main Terminal 2
Average Gate Power (TJ = 125°C) PG(AV) 0.5 W
3 Gate
Operating Junction Temperature Range TJ −40 to +125 °C
Storage Temperature Range Tstg −40 to +150 °C 4 No Connection

RMS Isolation Voltage Viso 2500 V

(t = 300 ms, R.H. ≤ 30%, TA = 25°C)
Stresses exceeding Maximum Ratings may damage the device. Maximum ORDERING INFORMATION
Ratings are stress ratings only. Functional operation above the Recommended
Device Package Shipping
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability. BTA30−600CW3G TO−220AB 50 Units / Rail
1. VDRM and VRRM for all types can be applied on a continuous basis. Blocking (Pb−Free)
voltages shall not be tested with a constant current source such that the
voltage ratings of the devices are exceeded. BTA30−800CW3G TO−220AB 50 Units / Rail
(Pb−Free)

*For additional information on our Pb−Free strategy and

soldering details, please download the ON Semicon-
ductor Soldering and Mounting Techniques Reference
Manual, SOLDERRM/D.

© Semiconductor Components Industries, LLC, 2010 1 Publication Order Number:

October, 2010 − Rev. 1 BTA30−600CW3/D

Free Datasheet http://www.Datasheet4U.com

 BTA30−600CW3G, BTA30−800CW3G

THERMAL CHARACTERISTICS
Characteristic Symbol Value Unit
Thermal Resistance, Junction−to−Case (AC) RqJC 1.8 °C/W
Junction−to−Ambient RqJA 60
Maximum Lead Temperature for Soldering Purposes 1/8″ from Case for 10 seconds TL 260 °C

ELECTRICAL CHARACTERISTICS (TJ = 25°C unless otherwise noted; Electricals apply in both directions)
Characteristic Symbol Min Typ Max Unit

OFF CHARACTERISTICS
Peak Repetitive Blocking Current IDRM, mA
(VD = Rated VDRM, VRRM; Gate Open) TJ = 25°C IRRM − − 0.005
TJ = 125°C − − 3

ON CHARACTERISTICS
Peak On-State Voltage (Note 2) VTM − − 1.55 V
(ITM = ± 42 A Peak)

Gate Trigger Current (Continuous dc) (VD = 12 V, RL = 30 W) IGT mA

MT2(+), G(+) − − 35
MT2(+), G(−) − − 35
MT2(−), G(−) − − 35

Holding Current IH − − 50 mA
(VD = 12 V, Gate Open, Initiating Current = ±100 mA)
Latching Current (VD = 12 V, IG = 42 mA) IL mA
MT2(+), G(+) − − 75
MT2(+), G(−) − − 75
MT2(−), G(−) − − 75
Gate Trigger Voltage (VD = 12 V, RL = 30 W) VGT V
MT2(+), G(+) − − 1.3
MT2(+), G(−) − − 1.3
MT2(−), G(−) − − 1.3

Gate Non−Trigger Voltage (TJ = 125°C) VGD V

MT2(+), G(+) 0.15 − −
MT2(+), G(−) 0.15 − −
MT2(−), G(−) 0.15 − −
DYNAMIC CHARACTERISTICS
Rate of Change of Commutating Current, See Figure 10. (dI/dt)c 4.0 − − A/ms
(Gate Open, TJ = 125°C, No Snubber)
Critical Rate of Rise of On−State Current dI/dt − − 50 A/ms
(TJ = 125°C, f = 120 Hz, IG = 70 mA, tr ≤ 100 ns)
Critical Rate of Rise of Off-State Voltage dV/dt 500 − − V/ms
(VD = 0.66 x VDRM, Exponential Waveform, Gate Open, TJ = 125°C)
2. Indicates Pulse Test: Pulse Width ≤ 2.0 ms, Duty Cycle ≤ 2%.

http://onsemi.com
2

Free Datasheet http://www.Datasheet4U.com

 BTA30−600CW3G, BTA30−800CW3G

Voltage Current Characteristic of Triacs

(Bidirectional Device)
+ Current

Quadrant 1
MainTerminal 2 +
Symbol Parameter VTM
VDRM Peak Repetitive Forward Off State Voltage
on state
IDRM Peak Forward Blocking Current IH
VRRM Peak Repetitive Reverse Off State Voltage IRRM at VRRM
IRRM Peak Reverse Blocking Current
VTM Maximum On State Voltage off state + Voltage
IH Holding Current IH IDRM at VDRM

Quadrant 3
VTM
MainTerminal 2 −

Quadrant Definitions for a Triac

MT2 POSITIVE
(Positive Half Cycle)
+

(+) MT2 (+) MT2

Quadrant II (−) IGT (+) IGT Quadrant I

GATE GATE

MT1 MT1

REF REF

IGT − + IGT

(−) MT2 (−) MT2

Quadrant III (−) IGT (+) IGT Quadrant IV

GATE GATE

MT1 MT1

REF REF

−
MT2 NEGATIVE
(Negative Half Cycle)

All polarities are referenced to MT1.

With in−phase signals (using standard AC lines) quadrants I and III are used.

http://onsemi.com
3

Free Datasheet http://www.Datasheet4U.com

 BTA30−600CW3G, BTA30−800CW3G

125 40
120 35
TC, CASE TEMPERATURE (°C)

PAV, AVERAGE POWER (W)

115
30
110
25
105
20
100
15
95
10
90
85 5
80 0
0 5 10 15 20 25 30 0 5 10 15 20 25 30
IT(RMS), RMS ON-STATE CURRENT (A) IT(RMS), ON-STATE CURRENT (A)

Figure 1. RMS Current Derating Figure 2. On-State Power Dissipation

r(t), TRANSIENT THERMAL RESISTANCE (NORMALIZED)

1000 1

0.1

100
IT, INSTANTANEOUS ON-STATE CURRENT (A)

0.01
0.1 1 10 100 1000 1·104
t, TIME (ms)

Figure 4. Thermal Response

10

35

30
IH, HOLDING CURRENT (mA)

TJ = 125°C
TJ = 25°C
1 25
MT2 NEGATIVE
20

15
MT2 POSITIVE
10

0.1 0
0 0.5 1.0 1.5 2.0 2.5 3.0 −40 −25 −10 5 20 35 50 65 80 95 110 125
VT, INSTANTANEOUS ON-STATE VOLTAGE (V) TJ, JUNCTION TEMPERATURE (°C)

Figure 3. On-State Typical Characteristics Figure 5. Holding Current Variation

http://onsemi.com
4

Free Datasheet http://www.Datasheet4U.com

 BTA30−600CW3G, BTA30−800CW3G

25 1.3
IGT, GATE TRIGGER CURRENT (mA)

VGT, GATE TRIGGER VOLTAGE (V)

VD = 12 V
VD = 12 V 1.1
20 Q1 RI = 30 W
Q3 RI = 30 W

Q1 0.9
15 Q3

Q2 0.7
Q2
10
0.5

5
0.3

0 0.1
−40 −25 −10 5 20 35 50 65 80 95 110 125 −40 −25 −10 5 20 35 50 65 80 95 110 125
TJ, JUNCTION TEMPERATURE (°C) TJ, JUNCTION TEMPERATURE (°C)

Figure 6. Gate Trigger Current Variation Figure 7. Gate Trigger Voltage Variation
dv/dt , CRITICAL RATE OF RISE OF OFF‐STATE VOLTAGE (V/μ s)

5000 80
VD = 800 Vpk
VD = 12 V

IL, LATCHING CURRENT (mA)

TJ = 125°C 70
4K RI = 30 W
Q2
60
3K
Q1
50
Q3
2K
40

1K
30

0 20
10 100 1000 10000 −40 −25 −10 5 20 35 50 65 80 95 110 125
RG, GATE TO MAIN TERMINAL 1 RESISTANCE (OHMS) TJ, JUNCTION TEMPERATURE (°C)

Figure 8. Critical Rate of Rise of Off-State Voltage Figure 9. Latching Current Variation
(Exponential Waveform)

LL 1N4007
200 VRMS
ADJUST FOR MEASURE
ITM, 60 Hz VAC I
TRIGGER CONTROL

CHARGE
TRIGGER CONTROL -
CHARGE 200 V
+
MT2
1N914 51 W
NON‐POLAR MT1
CL G

Note: Component values are for verification of rated (di/dt)c. See AN1048 for additional information.

Figure 10. Simplified Test Circuit to Measure the Critical Rate of Rise of Commutating Current (di/dt)c

http://onsemi.com
5

Free Datasheet http://www.Datasheet4U.com

 BTA30−600CW3G, BTA30−800CW3G

PACKAGE DIMENSIONS

TO−220
CASE 221A−07
ISSUE AA

NOTES:
SEATING
−T− PLANE
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION Z DEFINES A ZONE WHERE ALL
B F C BODY AND LEAD IRREGULARITIES ARE
T
S ALLOWED.
INCHES MILLIMETERS
DIM MIN MAX MIN MAX
4
A 0.570 0.620 14.48 15.75
Q A B 0.380 0.405 9.66 10.28
C 0.160 0.190 4.07 4.82
1 2 3 U D 0.025 0.035 0.64 0.88
H F 0.142 0.147 3.61 3.73
G 0.095 0.105 2.42 2.66
K H 0.110 0.155 2.80 3.93
Z J 0.014 0.022 0.36 0.55
K 0.500 0.562 12.70 14.27
L 0.045 0.060 1.15 1.52
N 0.190 0.210 4.83 5.33
L R Q 0.100 0.120 2.54 3.04
R 0.080 0.110 2.04 2.79
V J S 0.045 0.055 1.15 1.39
G T
U
0.235
0.000
0.255
0.050
5.97
0.00
6.47
1.27
D V 0.045 --- 1.15 ---
N Z --- 0.080 --- 2.04

STYLE 12:
PIN 1. MAIN TERMINAL 1
2. MAIN TERMINAL 2
3. GATE
4. NOT CONNECTED

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: N. American Technical Support: 800−282−9855 Toll Free ON Semiconductor Website: www.onsemi.com
Literature Distribution Center for ON Semiconductor USA/Canada
P.O. Box 5163, Denver, Colorado 80217 USA Europe, Middle East and Africa Technical Support: Order Literature: http://www.onsemi.com/orderlit
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Phone: 421 33 790 2910
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Japan Customer Focus Center For additional information, please contact your local
Email: orderlit@onsemi.com Phone: 81−3−5773−3850 Sales Representative

http://onsemi.com BTA30−600CW3/D
6

Free Datasheet http://www.Datasheet4U.com