Professional Documents
Culture Documents
I0 V
Test: Multiple choice
Why is the reverse bias current of a pn diode
small?
1. Because the bias across the depletion region is
small.
2. Because the current consist of minority carriers
injected across the depletion region.
3. Because all the carriers recombine.
Test: Multiple choice
Why is the reverse bias current of a pn diode
small?
1. Because the bias across the depletion region is
small.
2. Because the current consist of minority carriers
injected across the depletion region.
3. Because all the carriers recombine.
How can we make a BJT from a pn
diode?
• Take pn diode
V
I • Remember reverse bias
characteristics
e- • Reverse saturation current: I0
p n
Caused by minority carriers
h+ swept across the junction
I • np and pn low
I0 small
I0 V
V
I
e-
p n Test: Multiple choice
h+
I0 V 1. Increase
2. Decrease
3. Remain the same
• If minority carrier concentration
V np and pn
I
can be increased near the depletion
region edge, then I0 will increase.
e-
p n
h+
I • If np and pn higher
|I0| larger
I0 V
V
I
e-
p n Test: True-False
h+
If we only increase pn
then |I0| will still increase.
I0 V
How can we increase the minority carrier
concentration near the depletion region
edge?
• Take pn diode
V
I
• Remember forward bias
characteristics
h+
p n
• How can we make a hole
injector from a pn diode?
e-
h+ e-
p+ n n p
h+
e-
If W large, then?
W
1. Recombination of excess holes will occur and excess will be 0 at end of layer
2. Recombination of excess holes will occur and excess will be large at end of layer
3. No recombination of excess holes will occur.
4. Recombination of excess electrons will occur and excess will be np0 at end of layer
Thus:
dpn
h+ e-
p+ n n p
h+
e- Lp x
If W large → holes
W recombine
V
V I0
I
dpn
h+ e-
p+ n n p
h+
e- Lp x
dpn
h+ e-
p+ n n p
h+
e- Lp x
if W large → holes
W recombine
p+ B
n p
E C
IC W < Lp
IE
VBC
Bipolar Junction Transistors (BJT)
NPN PNP
ECE 442 Power Electronics 16
BJT Cross-Sections
Emitter
Collector
NPN PNP
ECE 442 Power Electronics 17
Common-Emitter NPN Transistor
Reverse bias the CBJ
KCL >> IE = IC + IB
βF = hFE = IC/IB
IC = βFIB + ICEO
IE = IB(1 + βF) + ICEO
IE = IB(1 + βF)
IE = IC(1 + 1/βF)
IE = IC(βF + 1)/βF
VB − VBE
IB =
RB
VCE VCC
IC = − +
RC RC
VCE = VCC − I C RC
ECE 442 Power Electronics 24
DC Load Line
VCC/RC
VCC
VB − VBE
IB =
RB
VCE = VCC − I C RC
VCE = VCB + VBE
VCB = VCE − VBE
ECE 442 Power Electronics 26
BJT Transistor Switch (continued)
iout
vbe vce
d d
iout = Ccb (vbe − vce ) = Ccb (vbe − Avbe )
dt dt
d d
iout = Ccb ([1 − A]vbe ) = Ccb [1 − A] ( vbe )
dt dt
Ccb → Ccb [1 − A]
I cs
Ie = I B − = ODF I BS − I BS = I BS ( ODF − 1)
ECE 442 Power Electronics 33
The Saturating Charge
Qs = s I e = s I BS (ODF − 1)
storage time constant of the
transistor
Pc (t ) = vCE ic
t I CS
Pc (t ) = VCC + (Vce ( sat ) − VCC ) t
tr tr
dPc (t ) Vce ( sat ) − VCC I CS t I CS
= t + VCC + (Vce ( sat ) − VCC )
dt tr tr tr tr
Pc (t ) = Pmax @ t = tm
trVCC
tm =
2[VCC − Vce ( sat ) ]
ECE 442 Power Electronics 43
(1 s )(250V )
tm = = 0.504 s
2[250V − 2V ]
2
V I
Pmax = CC CS
Pon = Pd + Pr
Pon = 0.00375 + 42.33 = 42.33375W
Pon = 42.33W
dPc (t ) VCC I CS 1 t
= − t + 1 − = 0
dt tf t f t f
t f 3 s
Pc (t ) = Pm @ t = = = 1.5 s
2 2
V I (250V )(100 A)
Pm = CC CS = = 6250W
4 4
ECE 442 Power Electronics 52
Power Loss during Fall time (continued)
tf
1 VCC I CS t f f s
Pf = Pc (t )dt =
T 0 6
(250V )(100 A)(3 s )(10kHz )
Pf = = 125W
6
VCC t f
Poff = Ps + Pf = I CS f s tsVCE ( sat ) +
6
Poff = 10 + 125 = 135W
ECE 442 Power Electronics 53
ECE 442 Power Electronics 54
Power Loss during the off time
0 t to
vCE (t ) = VCC
ic (t ) = I CEO
Pc (t ) = vCE iC = VCC I CEO = (250V )(3mA) = 0.75W
to
1
Po = VCC I CEO dt = VCC I CEO f s to
T 0
Po = (250V )(3mA)(10kHz )((50 − 5 − 3) s)
Po = 0.315W
ECE 442 Power Electronics 55
The total average power losses
PT = Pon + Pn + Poff + Po
PT = 42.33 + 97 + 135 + 0.315
PT = 274.65W